coerq / GraduationProject-PulseMonitoringSystemLinks
一种基于 柔性可穿戴传感器的脉搏监测系统。 采用 STM32F402RCT6 微控制器,实现了可穿戴的脉搏监测硬件系统。采用 Qt 框架开发了一款具有脉搏信号预处理、脉搏频率特征分析、脉搏波形显示等功能的脉搏监测上位机软件系统。
☆17Updated last year
Alternatives and similar repositories for GraduationProject-PulseMonitoringSystem
Users that are interested in GraduationProject-PulseMonitoringSystem are comparing it to the libraries listed below
Sorting:
- ECG signals acquired using a sensor has a lot of noise due to lung sounds and EMG. The noise due to lung sounds, EMG can be removed by us…☆9Updated 5 years ago
- 仿生六足机器人☆8Updated 4 years ago
- 电子设计竞赛☆12Updated 3 years ago
- The system is a FPGA-based system that can recognize object in videos.☆10Updated 2 months ago
- 毕业设计:基于手势控制的智能体感遥控车设计 [UCOOS && MPU9250 && PID]☆13Updated 4 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Updated 2 years ago
- 全国大学生电子设计竞赛知识仓库☆18Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated last year
- 位宽和深度可定制的异步FIFO☆13Updated last year
- ☆10Updated 5 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆14Updated 8 months ago
- 启明欣欣的STM32F407板子,我编写的代码框架,有多个不同的分支,包含23电赛H题代码、FFT计算、ADC、TIM、DMA配合采样、DAC-DMA输出、GUI等等☆28Updated last year
- 一个开源的基于stm32的磁悬浮项目☆10Updated last year
- 健康手表☆46Updated 3 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品:Cortex-M0智能飞机大战游戏机 开源项目☆19Updated last year
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Updated 5 years ago
- Perform AI-based sleep monitoring☆20Updated last month
- 东南大学机器人战队无人机工程☆11Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- 基于STM32的智能手环。实现的功能:显示当 前日期与时间 温湿度测量 心率测量 血压测量 步数统计 闹钟设置 显示当前的闹钟 通过按键选择不同的功能。详情请看:http://t.csdn.cn/iTYxj☆43Updated 3 years ago
- 使用verilog编写sdram控制器☆12Updated 6 years ago
- 飞思卡尔 智能车 直立 卡尔曼滤波+角度反馈补偿☆21Updated 9 years ago
- 声音信号的数字处理示例程序 For MATLAB☆31Updated 4 years ago
- 2019年全国大学生电子设计竞赛 D题 简易电路特性测试仪☆12Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- OV7670 (Verilog HDL)Drive for FPGA☆17Updated 6 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Updated 6 years ago
- USB 1.1 PHY☆11Updated 10 years ago
- 数字信号处理学习记录☆32Updated 2 years ago