Reference Books
☆32Jan 15, 2020Updated 6 years ago
Alternatives and similar repositories for books
Users that are interested in books are comparing it to the libraries listed below
Sorting:
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- SoC for muntjac☆13Jun 18, 2025Updated 9 months ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Feb 19, 2026Updated last month
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Light-weight MIPS R4000 and RISC-V system simulator☆19Mar 3, 2026Updated 2 weeks ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- Learn how to develop a plugin for PlotJuggler, by example.☆17Aug 15, 2023Updated 2 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 4 months ago
- A Rust Hardware Abstraction Layer for the MAX78000 microcontroller☆13Feb 27, 2025Updated last year
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 4 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- A conda-smithy repository for memory_profiler.☆12Updated this week
- Cachebench, with hacks to make it run on SmartOS / x86.☆12Feb 15, 2012Updated 14 years ago
- ☆13Apr 25, 2025Updated 10 months ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- Hack@DAC 2021☆17Jul 24, 2024Updated last year
- 面 向可信执行环境的OS。☆12May 9, 2025Updated 10 months ago
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- This is an unofficial ITMO beamer template made by me. Please, feel free to use it and contribute.☆15Oct 10, 2023Updated 2 years ago
- ☆21Mar 30, 2023Updated 2 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- ☆14Mar 28, 2020Updated 5 years ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆22Mar 25, 2025Updated 11 months ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆12Nov 5, 2019Updated 6 years ago
- Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"☆37Oct 17, 2025Updated 5 months ago
- XML representation of the x86 instruction set☆29Feb 15, 2026Updated last month
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Микропроцессорные устройства☆13Feb 19, 2026Updated last month
- Bare metal RISC-V assembly examples for Spike (no pk)☆19Oct 14, 2023Updated 2 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- Examine and discover LoongArch instructions☆22Jul 11, 2025Updated 8 months ago
- Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.☆19Mar 26, 2024Updated last year
- ☆16Feb 9, 2022Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 5 years ago
- ☆14Sep 14, 2017Updated 8 years ago