prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave
☆15Dec 6, 2018Updated 7 years ago
Alternatives and similar repositories for primeprobe
Users that are interested in primeprobe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Securing Data Analytics on Intel SGX using Randomization☆13Aug 30, 2017Updated 8 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆38Jun 10, 2020Updated 5 years ago
- ☆13Jun 22, 2019Updated 6 years ago
- ☆17Jun 25, 2017Updated 8 years ago
- ☆48Dec 19, 2018Updated 7 years ago
- ☆20Aug 3, 2018Updated 7 years ago
- Research code to perform AES timing attacks circa 2006☆15Feb 13, 2014Updated 12 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆15Jul 28, 2023Updated 2 years ago
- This repository contains several tools to perform Cache Template Attacks☆165Nov 11, 2025Updated 4 months ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Aug 17, 2018Updated 7 years ago
- Fast interface for SGX secure enclaves. Based on ISCA 2017 HotCalls paper☆24Apr 16, 2021Updated 4 years ago
- [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack☆63Nov 4, 2017Updated 8 years ago
- ☆29Feb 20, 2024Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 9 months ago
- ☆37Jun 6, 2017Updated 8 years ago
- LLVM with SGX support☆13Feb 5, 2018Updated 8 years ago
- ☆198Jun 12, 2024Updated last year
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 5 years ago
- ☆11Oct 28, 2020Updated 5 years ago
- A High-Performance Side-Channel-Resistant AES on GPUs☆13May 9, 2019Updated 6 years ago
- PVSS & Scrape in rust☆11Aug 14, 2025Updated 7 months ago
- Improving side channel analysis techniques for CTF problems.☆12Oct 25, 2020Updated 5 years ago
- ☆118Nov 14, 2022Updated 3 years ago
- ☆12Jun 22, 2021Updated 4 years ago
- ☆11Sep 8, 2022Updated 3 years ago
- A demo of Flush-Reload style Side-channel attack.☆10Feb 20, 2019Updated 7 years ago
- ☆14Jun 11, 2020Updated 5 years ago
- This is a GIT syncronization of https://wiki.newae.com☆10Feb 21, 2018Updated 8 years ago
- Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves☆55Mar 17, 2025Updated last year
- Constant-time choose between two variables in Clang/LLVM☆20Apr 14, 2018Updated 7 years ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 7 years ago
- Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code☆17Nov 21, 2016Updated 9 years ago
- SGX-Shield: Enabling Address Space Layout Randomization (ASLR) for SGX Programs☆49Apr 15, 2018Updated 7 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆37Jul 18, 2023Updated 2 years ago
- The nbench benchmark ported to SGX.☆14Aug 4, 2019Updated 6 years ago
- Some demo for template side channel attacks☆13Dec 18, 2020Updated 5 years ago
- Implementation of the Reusable Enclaves paper☆14Sep 25, 2023Updated 2 years ago