ptracton / altera
altera DE 0 Nano work
☆9Updated 9 years ago
Alternatives and similar repositories for altera:
Users that are interested in altera are comparing it to the libraries listed below
- Slides and lab instructions for the mastering MicroBlaze session☆34Updated 2 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆35Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 3 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆66Updated 7 years ago
- FPGA Logic Analyzer and GUI☆116Updated 2 years ago
- ☆86Updated last year
- Dockerized FPGA toolchain experiments☆28Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆44Updated this week
- An CAN bus Controller implemented in Verilog☆44Updated 9 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆152Updated this week
- Open-source high performance AXI4-based HyperRAM memory controller☆65Updated 2 years ago
- FPGA and Digital ASIC Build System☆73Updated this week
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- ☆16Updated 2 months ago
- Simple UART controller for FPGA written in VHDL☆93Updated 3 years ago
- A simple I2C minion in VHDL☆60Updated 5 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Extensible FPGA control platform☆57Updated last year
- Soft-microcontroller implementation of an ARM Cortex-M0☆25Updated 5 years ago
- CAN Protocol Controller☆38Updated 10 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- ☆37Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆29Updated 8 years ago
- ☆65Updated 7 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆71Updated last year
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago