A simple I2C minion in VHDL
☆62Nov 2, 2019Updated 6 years ago
Alternatives and similar repositories for FPGA-I2C-Minion
Users that are interested in FPGA-I2C-Minion are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28Mar 17, 2026Updated 6 months ago
- LIB:Library for loading and saving Cypress FX2LP firmware☆26Jan 16, 2021Updated 5 years ago
- Library of VHDL components that are useful in larger designs.☆246Oct 10, 2023Updated 2 years ago
- Simple UART controller for FPGA written in VHDL☆111Aug 7, 2021Updated 5 years ago
- ☆15Nov 3, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SPI master and SPI slave for FPGA written in VHDL☆187Apr 24, 2021Updated 5 years ago
- A VHDL UART for communicating over a serial link with an FPGA☆87Mar 1, 2016Updated 10 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- FPGA-based ROM emulator dramatically speeds software development time on computers with ROM-based storage.☆16Dec 3, 2020Updated 5 years ago
- Simple cross-platform UART/Serial library☆26May 5, 2026Updated 5 months ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆43Nov 17, 2014Updated 11 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆52Apr 27, 2016Updated 10 years ago
- ☆15Jan 30, 2013Updated 13 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL extension for visual studio code☆20Mar 25, 2025Updated last year
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Jun 6, 2021Updated 5 years ago
- Create database files for the genealogytree LaTeX package from GEDCOM files☆11Sep 21, 2026Updated 2 weeks ago
- VHDL I2S transmitter☆16Oct 29, 2018Updated 7 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆20May 28, 2018Updated 8 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆39Jan 11, 2023Updated 3 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 10 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆136Feb 11, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Expiremental Speech Recognition System using VHDL & MATLAB.☆50Mar 18, 2018Updated 8 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Apr 25, 2022Updated 4 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- i2c slave example based on stm32f103☆14Dec 27, 2024Updated last year
- VHDL formatter web online written in typescript☆59Jan 6, 2023Updated 3 years ago
- Bootloader/monitor for stm32h7 systems☆17Apr 11, 2021Updated 5 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Educational materials and tooling for digital HDL synthesis in Python with myHDL☆36Sep 24, 2018Updated 8 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆22May 20, 2020Updated 6 years ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Open Source Open Hardware USB Power Supply Active Load testing unit☆11Sep 6, 2017Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Automatic upload of ADIF log to CloudLog☆14Mar 10, 2025Updated last year