The purpose of the repo is to support CORE-V Wally architectural verification
☆20Nov 11, 2025Updated 10 months ago
Alternatives and similar repositories for cvw-arch-verif
Users that are interested in cvw-arch-verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16May 2, 2026Updated 5 months ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆22Apr 1, 2025Updated last year
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆641Updated this week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last month
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆35Feb 24, 2026Updated 7 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- ☆36Mar 31, 2025Updated last year
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32IM☆19Aug 6, 2026Updated 2 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Feb 2, 2026Updated 8 months ago
- Fuzz everything! Now let's fuzz chip!☆46Jun 5, 2026Updated 4 months ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 6 months ago
- Building Kotlin purely from sources☆14Jan 19, 2023Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆53Feb 22, 2022Updated 4 years ago
- RTLMeter benchmark suite☆33Updated this week
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆21Jan 17, 2025Updated last year
- ☆23Mar 12, 2026Updated 6 months ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆12Jul 9, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆14Jun 16, 2026Updated 3 months ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- ☆27Aug 2, 2021Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆40Dec 22, 2023Updated 2 years ago
- FPGA raycaster engine written in verilog☆16Apr 19, 2019Updated 7 years ago
- A tool for making password-protected files☆13Jul 6, 2023Updated 3 years ago
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆29Jan 6, 2026Updated 9 months ago
- ☆25Dec 16, 2025Updated 9 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- System Verilog BootCamp☆66Jan 21, 2022Updated 4 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆47Updated this week
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 4 years ago
- A Python based 8085 assembler.☆13Feb 18, 2025Updated last year
- RISC-V Verification Interface☆167Sep 25, 2026Updated 2 weeks ago