nturley / synthia
an IDE that uses myHDL, yosys, and arachne-pnr to target the ICEStick
☆11Updated 8 years ago
Related projects: ⓘ
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆9Updated 9 years ago
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- ☆20Updated this week
- Simple demo for Lattice iCEstick board as seen on Hackaday☆21Updated 8 years ago
- chipy hdl☆17Updated 6 years ago
- ☆11Updated this week
- A bit-serial CPU☆18Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- Icarus SIMBUS☆17Updated 4 years ago
- OpenFPGA☆33Updated 6 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆24Updated 12 years ago
- Enigma in FPGA☆25Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆23Updated 7 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆13Updated 8 years ago
- FPGA config visualized. demo:☆19Updated 4 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆14Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆19Updated 9 years ago
- ☆26Updated this week
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 3 years ago
- ChipTools is a utility to automate FPGA build and verification☆24Updated 2 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- a simple C-to-Verilog compiler☆47Updated 7 years ago
- Here is a bunch of util IPs☆10Updated 6 years ago
- ☆15Updated this week
- iCE40 floorplan viewer☆24Updated 6 years ago