nturley / synthiaLinks
an IDE that uses myHDL, yosys, and arachne-pnr to target the ICEStick
☆12Updated 9 years ago
Alternatives and similar repositories for synthia
Users that are interested in synthia are comparing it to the libraries listed below
Sorting:
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆8Updated 9 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- FPGA LVDS LCD driver☆14Updated 9 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆14Updated 3 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆24Updated 12 years ago
- Real time data acquisition based on the Lattice ICEstick hardware☆14Updated 7 years ago
- Code, mechanical designs, and electronic plans related to the OpenSpectrometer project.☆26Updated 10 years ago
- FPGA Development toolset☆20Updated 7 years ago
- Support for zScale on Spartan6 FPGAs☆16Updated 9 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- ☆11Updated 7 years ago
- Icarus SIMBUS☆18Updated 5 years ago
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆13Updated 6 years ago
- ☆19Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- ☆10Updated 5 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆38Updated 6 years ago
- Unofficial nextpnr WebAssembly packages☆16Updated this week
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Updated 9 years ago
- A fork of gr-osmosdr supporting the FreeSRP☆21Updated 8 years ago
- Verilog for the Bus Pirate Ultra FPGA☆26Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago