Alternatives and similar repositories for synthia:

Users that are interested in synthia are comparing it to the libraries listed below

• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 6 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆19Updated 10 years ago
• parallella / axi-csi-rx
  AXI MIPI CSI2 RX FPGA core and kernel driver
  ☆9Updated 9 years ago
• PeraZver / Microwave-Transmitter
  ☆11Updated 7 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆26Updated 5 years ago
• devbisme / myhdlpeek
  Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.
  ☆40Updated 11 months ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 10 years ago
• CarlosGS / iceDAQ
  Real time data acquisition based on the Lattice ICEstick hardware
  ☆14Updated 7 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆15Updated this week
• Gordonei / MyHDL-based-FPGA-DSP-Toolflow
  A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…
  ☆25Updated 12 years ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 4 years ago
• tomkinsc / open-spectrometer
  Code, mechanical designs, and electronic plans related to the OpenSpectrometer project.
  ☆26Updated 10 years ago
• goran-mahovlic / FPGA-LCD-Driver
  FPGA LVDS LCD driver
  ☆14Updated 8 years ago
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 6 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• AnttiLukats / ICEd
  Open Hardware for Open Source FPGA Toolchain
  ☆13Updated 9 years ago
• electron-lang / electron
  A mixed signal netlist language (pre-alpha)
  ☆60Updated 6 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆17Updated last year
• MorgothCreator / VerilogUtilIP
  Here is a bunch of util IPs
  ☆10Updated 6 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆29Updated last year
• devbisme / CAT-Board
  The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.
  ☆61Updated 10 months ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆21Updated last year
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• wd5gnr / icestick
  Simple demo for Lattice iCEstick board as seen on Hackaday
  ☆21Updated 8 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated this week
• olofk / simple_spi
  SPI core
  ☆15Updated 5 years ago
• DangerousPrototypes / BusPirateUltraHDL
  Verilog for the Bus Pirate Ultra FPGA
  ☆26Updated 5 years ago