Alternatives and similar repositories for synthia

Users that are interested in synthia are comparing it to the libraries listed below

• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 7 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆29Updated 6 years ago
• cyrozap / iCEstick-UART-Demo
  This is a simple UART echo test for the iCEstick Evaluation Kit
  ☆38Updated 6 years ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆23Updated last year
• CarlosGS / iceDAQ
  Real time data acquisition based on the Lattice ICEstick hardware
  ☆14Updated 7 years ago
• tomkinsc / open-spectrometer
  Code, mechanical designs, and electronic plans related to the OpenSpectrometer project.
  ☆26Updated 11 years ago
• GenericLab / WildOpenPCR
  Derivate of the OpenPCR Project
  ☆14Updated 8 years ago
• FPGAwars / apio-examples
  Apio examples
  ☆37Updated last week
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• gsomlo / yoloRISC
  A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
  ☆26Updated 5 years ago
• robtaylor / amaranth-awesome
  Awesome projects using the Amaranth HDL
  ☆17Updated 5 months ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 10 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆30Updated last year
• DangerousPrototypes / BusPirateUltraHDL
  Verilog for the Bus Pirate Ultra FPGA
  ☆26Updated 5 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 7 months ago
• m-labs / nmigen-soc
  System on Chip toolkit for nMigen
  ☆19Updated 5 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆20Updated 10 years ago
• laanwj / yosys-ice-experiments
  Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain
  ☆13Updated 9 years ago
• YosysHQ / sby-gui
  GUI for SymbiYosys
  ☆15Updated last year
• mballance / fwrisc-s
  ☆10Updated 5 years ago
• lip6 / alliance
  Alliance VLSI CAD Tools (LIP6)
  ☆16Updated 4 months ago
• valptek / v586
  586 compatible soft core for FPGA in verilog with AXI4 interface
  ☆15Updated 8 years ago
• JarrettR / PCBupvE
  Upverter Conversion Tool for PCBmodE
  ☆11Updated 5 years ago
• ucb-bar / fpga-spartan6
  Support for zScale on Spartan6 FPGAs
  ☆16Updated 9 years ago
• FPGAwars / Collection-stdio
  Icestudio collection for standard Input-Output in different devices
  ☆14Updated last year
• arthurbenemann / usmd
  ☆16Updated 2 years ago
• MorgothCreator / VerilogUtilIP
  Here is a bunch of util IPs
  ☆9Updated 6 years ago