nturley / synthia
an IDE that uses myHDL, yosys, and arachne-pnr to target the ICEStick
☆12Updated 8 years ago
Alternatives and similar repositories for synthia:
Users that are interested in synthia are comparing it to the libraries listed below
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆9Updated 9 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Enigma in FPGA☆28Updated 5 years ago
- Verilog for the Bus Pirate Ultra FPGA☆26Updated 5 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆13Updated 9 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- FPGA LVDS LCD driver☆14Updated 8 years ago
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- chipy hdl☆17Updated 6 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆24Updated 12 years ago
- Sechzig Compute Module☆11Updated 4 months ago
- ☆10Updated 5 years ago
- SPI core☆15Updated 5 years ago
- Real time data acquisition based on the Lattice ICEstick hardware☆14Updated 7 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆12Updated 3 years ago
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- Open Hardware for Open Source FPGA Toolchain☆13Updated 9 years ago
- Apio examples☆34Updated this week
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago