DangerousPrototypes / BusPirateUltraHDL
Verilog for the Bus Pirate Ultra FPGA
☆26Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for BusPirateUltraHDL
- Just messing with an FPGA☆25Updated 4 years ago
- Schematic and PCBs for Bus Pirate Ultra☆33Updated 3 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Updated 4 months ago
- ice40 USB Analyzer☆57Updated 4 years ago
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆26Updated 7 years ago
- ☆20Updated 8 years ago
- nMigen examples for the ULX3S board☆15Updated 3 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆31Updated last year
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- IP submodules, formatted for easier CI integration☆28Updated last year
- Couple of scripts which checks length matching of your KiCad design.☆26Updated 7 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆40Updated 8 months ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- CRUVI Standard Specifications☆17Updated 6 months ago
- Debugger For Cortex-M MCUs (Linux & OSX)☆24Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- Very basic serial terminal with logic analyzer graph. Qt5-based.☆11Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- Development board for Lattice Crosslink-NX 72QFN☆27Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Discussion, files, spec, and more for a M.2 standard for makers☆32Updated 3 years ago
- A low cost FPGA development board for absolute newbies☆17Updated 5 years ago
- JTAG reverse engineering software for FTDI compatible cables☆50Updated 10 years ago
- ☆63Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- KiCad bus length matching script.☆29Updated 5 months ago
- Low cost open source Lattice iCE40UP5k FPGA board.☆20Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆24Updated last year
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆16Updated 8 years ago