DangerousPrototypes / BusPirateUltraHDLLinks
Verilog for the Bus Pirate Ultra FPGA
☆26Updated 5 years ago
Alternatives and similar repositories for BusPirateUltraHDL
Users that are interested in BusPirateUltraHDL are comparing it to the libraries listed below
Sorting:
- Just messing with an FPGA☆25Updated 5 years ago
- Schematic and PCBs for Bus Pirate Ultra☆33Updated 4 years ago
- Very basic serial terminal with logic analyzer graph. Qt5-based.☆11Updated 5 years ago
- ☆20Updated 8 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆28Updated 7 years ago
- KiCad bus length matching script.☆30Updated 11 months ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Updated 10 months ago
- A low cost FPGA development board for absolute newbies☆18Updated 6 years ago
- Development board for Lattice Crosslink-NX 72QFN☆29Updated 4 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- An open source cross-platform UF2 bootloader based on the TinyUSB library☆27Updated 4 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆40Updated last year
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- WCH CH56x BSP for HydraUSB3 v1 hardware☆17Updated last year
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆44Updated 2 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- ☆64Updated 4 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆33Updated 10 months ago
- ☆29Updated 8 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17Updated 9 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago