Alternatives and similar repositories for BusPirateUltraHDL

Users that are interested in BusPirateUltraHDL are comparing it to the libraries listed below

• DangerousPrototypes / Bus_Pirate_Ultra
  Just messing with an FPGA
  ☆25Updated 5 years ago
• DangerousPrototypes / BusPirateUltraHardware
  Schematic and PCBs for Bus Pirate Ultra
  ☆33Updated 4 years ago
• mithro / valentyusb
  USB Full-Speed core written in migen/LiteX
  ☆17Updated 5 years ago
• smunaut / iua
  ice40 USB Analyzer
  ☆58Updated 4 years ago
• DangerousPrototypes / BusTerminal
  Very basic serial terminal with logic analyzer graph. Qt5-based.
  ☆11Updated 5 years ago
• emeb / f303_ice5
  ☆20Updated 8 years ago
• tomverbeure / cisco-hwic-3g-cdma
  Reverse Engineering of the Cisco HWIC-3G-CDMA PCB
  ☆41Updated last year
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆17Updated 2 years ago
• adamgreig / daqnet
  ☆64Updated 4 years ago
• cyrozap / python-boundary-scan-tools
  Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.
  ☆17Updated 9 years ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆33Updated 6 years ago
• lawrie / saxonsoc-ulx3s-bin
  The binaries for SaxonSoc Linux and other configurations
  ☆17Updated 2 years ago
• gregdavill / ArcticKoala
  Development board for Lattice Crosslink-NX 72QFN
  ☆29Updated 4 years ago
• esden / KiBus
  KiCad bus length matching script.
  ☆30Updated last year
• lambdaconcept / litesdcard
  ☆25Updated 6 years ago
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆52Updated 10 years ago
• PetteriAimonen / dso-quad-usb-analyzer
  USB Full-Speed (12Mbps) protocol analyzer for the DSO Quad
  ☆21Updated 12 years ago
• pergola-fpga / pergola
  Low-cost ECP5 FPGA development board
  ☆77Updated 4 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆41Updated 6 months ago
• antmicro / ecp5-dc-scm
  Experimental Lattice ECP5-driven Data Center Security Communication Module
  ☆21Updated 11 months ago
• GuzTech / ulx3s-nmigen-examples
  nMigen examples for the ULX3S board
  ☆16Updated 4 years ago
• 1Bitsy / 1bitsy-examples
  Example projects for the 1BitSy development boards.
  ☆38Updated last year
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 7 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆29Updated last year
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆33Updated 3 years ago
• bvernoux / micropython
  The Micro Python project (adding HydraBus Port)
  ☆8Updated 3 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated last year
• mithro / kicad-length-matching-checks
  Couple of scripts which checks length matching of your KiCad design.
  ☆26Updated 8 years ago
• mithro / fx2-ftdi-emulation
  Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).
  ☆14Updated 6 years ago
• enjoy-digital / litex_rp2040_pmod_test
  Test of a RP2040 PMOD attached to a LiteX SoC.
  ☆25Updated 2 years ago