DangerousPrototypes / BusPirateUltraHDL
Verilog for the Bus Pirate Ultra FPGA
☆26Updated 5 years ago
Alternatives and similar repositories for BusPirateUltraHDL:
Users that are interested in BusPirateUltraHDL are comparing it to the libraries listed below
- Just messing with an FPGA☆25Updated 5 years ago
- Schematic and PCBs for Bus Pirate Ultra☆33Updated 3 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- ☆20Updated 8 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆27Updated 7 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- KiCad bus length matching script.☆29Updated 7 months ago
- Couple of scripts which checks length matching of your KiCad design.☆26Updated 8 years ago
- WCH CH56x BSP for HydraUSB3 v1 hardware☆16Updated 10 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Very basic serial terminal with logic analyzer graph. Qt5-based.☆11Updated 5 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated 8 months ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆40Updated 10 months ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- My KiCAD libraries☆15Updated 3 weeks ago
- A low cost FPGA development board for absolute newbies☆18Updated 6 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆31Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Development board for Lattice Crosslink-NX 72QFN☆28Updated 4 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆50Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- HDMI2USB firmware for the Cypress FX2 found on the Digilent Atlys and Numato Opsis boards.☆24Updated 4 years ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated 3 weeks ago
- CRUVI Standard Specifications☆17Updated 8 months ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Updated 5 months ago
- Apio examples☆34Updated this week