Alternatives and similar repositories for nand2tetris_simulator

Users that are interested in nand2tetris_simulator are comparing it to the libraries listed below

• nand2tetris / projects
  Files for Nand to Tetris projects 1-12
  ☆26Updated 2 years ago
• jarrocha / XinuBBB
  Source and guide to run Xinu on the BeagleBone Black
  ☆53Updated 3 years ago
• hneemann / Assembler
  Assembler for the Digital example processor
  ☆56Updated 2 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 5 years ago
• cpantel / DVGHV
  Designing Video Game Hardware in Verilog
  ☆27Updated 5 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆19Updated 2 years ago
• grself / CIS221_Lab_Manual
  This is the Logisim-Evolution lab manual I use with my Cochise College CIS 221 Digital Logic class.
  ☆38Updated 3 months ago
• dormando / verilog-raycaster
  FPGA raycaster engine written in verilog
  ☆12Updated 6 years ago
• steveicarus / simbus
  Icarus SIMBUS
  ☆20Updated 6 years ago
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆43Updated 7 years ago
• harshilasu / Intel-4004-CPU-in-Verilog
  Arizona State University CSE320
  ☆10Updated 10 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆35Updated 3 weeks ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆45Updated 8 years ago
• TinyTapeout / tt-multiplexer
  ☆19Updated this week
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆17Updated 2 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 6 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆56Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆36Updated this week
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆20Updated 12 years ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆27Updated 2 years ago
• Theldus / MSW
  A simple 16-bit CPU built in Logisim
  ☆57Updated 6 years ago
• The-OpenROAD-Project / OpenROAD-Cloud
  The source code that empowers OpenROAD Cloud
  ☆12Updated 5 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆45Updated 3 years ago
• dawsonjon / chips_v
  RISC-V System on Chip Builder
  ☆12Updated 5 years ago
• mrisc32 / mrisc32-a1
  A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
  ☆24Updated 2 years ago
• ultraembedded / altor32
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆12Updated 9 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆52Updated 4 years ago
• esmil / riscv-linux
  Getting started running RISC-V Linux
  ☆18Updated 4 years ago