☆27Feb 26, 2015Updated 11 years ago
Alternatives and similar repositories for nand2tetris_simulator
Users that are interested in nand2tetris_simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- A simple provisioning web app for jambonz☆12Jun 1, 2026Updated 3 weeks ago
- Declarative GUI Layout based on WxPython☆11Updated this week
- A collection of standards documents for Braille☆12Mar 2, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Batch convert image-only PDF files to text under Windows using Tesseract OCR☆19Nov 29, 2015Updated 10 years ago
- Language support for Nand2Tetris.☆10Dec 8, 2023Updated 2 years ago
- An open source telephony gateway for Dialogflow built using drachtio and freeswitch☆16Jan 6, 2023Updated 3 years ago
- A template for generating Linux AppImage projects with Briefcase☆22May 30, 2026Updated last month
- ☆10Nov 8, 2019Updated 6 years ago
- An Arduino IDE pluggable-discovery for Serial ports☆25Jun 19, 2026Updated last week
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- Tool that scans the USB bus autodetecting Arduino boards and their serial port names☆28Sep 26, 2011Updated 14 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- jambones REST APIs☆24Jun 16, 2026Updated 2 weeks ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 months ago
- The source code that empowers OpenROAD Cloud☆14Jun 29, 2020Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 2 months ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Paul Layzell's Evolvable Motherboard☆13Sep 14, 2015Updated 10 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- ☆11Jun 23, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- ☆15May 10, 2019Updated 7 years ago
- Repositório da disciplina de Projeto com Circuitos Reconfiguráveis do curso de Engenharia Eletrônica da Faculdade UnB Gama. | Repository …☆10Jul 2, 2019Updated 6 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- A PDP-10 processor written in Verilog☆12Apr 2, 2024Updated 2 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago