freecores / avr_core
AVR Core
☆12Updated 10 years ago
Alternatives and similar repositories for avr_core:
Users that are interested in avr_core are comparing it to the libraries listed below
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆27Updated 8 years ago
- Freecores website☆19Updated 8 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆43Updated 6 years ago
- ☆17Updated 4 years ago
- Absolute encoder VHDL core☆20Updated 8 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 5 years ago
- Client for JTAG programmer for AVR microcontrollers