freecores / avr_core
AVR Core
☆12Updated 10 years ago
Alternatives and similar repositories for avr_core:
Users that are interested in avr_core are comparing it to the libraries listed below
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- turbo 8051☆29Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆26Updated 8 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆26Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 5 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 7 years ago
- Client for JTAG programmer for AVR microcontrollers☆14Updated last year
- WISHBONE Builder☆14Updated 8 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- PulseRain FP51 MCU, with peripherals☆14Updated 7 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- A flexible, simple, yet powerful FPGA development board.☆15Updated 7 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆43Updated 6 years ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆70Updated 3 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- Mega/Xmega soft core RTL design.☆11Updated 5 years ago
- Automatically exported from code.google.com/p/playtag☆12Updated 2 years ago
- ☆17Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated 10 months ago
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago