Alternatives and similar repositories for cachebench

Users that are interested in cachebench are comparing it to the libraries listed below

• DCSec / HyperBench
  HyperBench: A Benchmark Suite for Virtualization Capabilities
  ☆31Updated 5 years ago
• ARM-software / data
  Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.
  ☆56Updated 9 months ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆64Updated 2 years ago
• hanhwi / SimPoint
  ☆17Updated 3 years ago
• umd-memsys / gem5
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆13Updated 5 years ago
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• ARM-software / synchronization-benchmarks
  Collection of synchronization micro-benchmarks and traces from infrastructure applications
  ☆48Updated 3 months ago
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆33Updated 5 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆60Updated 3 years ago
• aliireza / slice-aware
  Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
  ☆41Updated 6 years ago
• jdmccalpin / SKX-SF-Conflicts
  Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.
  ☆29Updated 7 years ago
• jerinjacobk / armv8_pmu_cycle_counter_el0
  ARMv8 performance monitor from userspace
  ☆83Updated 2 years ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆49Updated 4 years ago
• google / multichase
  ☆145Updated 3 months ago
• pcie-bench / pcie-model
  ☆70Updated 9 months ago
• connorimes / parsec-3.0
  PARSEC 3.0 benchmark suite
  ☆12Updated 7 years ago
• foss-for-synopsys-dwc-arc-processors / lmbench
  LMBench for ARC - based off of tarball from sourceforge, slightly modified for post-processing ease
  ☆34Updated last year
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆27Updated 4 months ago
• darchr / gem5-skylake-config
  gem5 configuration for intel's skylake micro-architecture
  ☆52Updated 3 years ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆36Updated 7 years ago
• zhiyisun / enable_arm_pmu
  Enable user-mode access to ARMv7/Linux performance counters
  ☆42Updated 9 years ago
• stephand / ptlsim
  Stable, non-KVM version of PTLsim.
  ☆29Updated 9 years ago
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆35Updated last year
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 5 years ago
• zenglg / unvme
  User Space NVMe Driver
  ☆25Updated 9 years ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆91Updated 4 years ago
• darchr / gem5art
  Artifact, reproducibility, and testing utilites for gem5
  ☆23Updated 4 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆60Updated 5 years ago
• ArmDeveloperEcosystem / cmn-tools
  Performance and diagnostic tools for Arm CMN on-chip interconnects
  ☆16Updated 2 weeks ago
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆26Updated 5 years ago