elijah / cachebench
Cachebench, with hacks to make it run on SmartOS / x86.
☆12Updated 13 years ago
Alternatives and similar repositories for cachebench
Users that are interested in cachebench are comparing it to the libraries listed below
Sorting:
- ☆13Updated 3 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- HyperBench: A Benchmark Suite for Virtualization Capabilities☆29Updated 5 years ago
- ☆18Updated 5 years ago
- ☆32Updated 5 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 7 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆32Updated last week
- A library for PCIe Transaction Layer☆58Updated 3 years ago
- User Space NVMe Driver☆25Updated 8 years ago
- code to emulate a custom pcidevice in QEMU (qemu mod, lkm, and userspace app)☆16Updated 2 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆48Updated 4 months ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆62Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- PARSEC 3.0 benchmark suite☆11Updated 7 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆16Updated last year
- CPU micro benchmarks☆56Updated 3 weeks ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 8 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 5 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- LMBench for ARC - based off of tarball from sourceforge, slightly modified for post-processing ease☆33Updated 10 months ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Updated 5 years ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- ☆17Updated 3 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago