elijah / cachebenchLinks
Cachebench, with hacks to make it run on SmartOS / x86.
☆12Updated 13 years ago
Alternatives and similar repositories for cachebench
Users that are interested in cachebench are comparing it to the libraries listed below
Sorting:
- Memory System Microbenchmarks☆63Updated 2 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆47Updated 2 months ago
- ☆17Updated 3 years ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆55Updated 8 months ago
- HyperBench: A Benchmark Suite for Virtualization Capabilities☆31Updated 5 years ago
- ☆139Updated last month
- ☆33Updated 5 years ago
- ☆20Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 3 months ago
- CPU micro benchmarks☆62Updated 3 months ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 7 years ago
- A library for PCIe Transaction Layer☆60Updated 3 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- PARSEC 3.0 benchmark suite☆11Updated 7 years ago
- ☆20Updated 4 months ago
- DRAM Bank-Aware Kernel Memory Allocator☆44Updated 3 weeks ago
- ☆69Updated 8 months ago
- ARMv8 performance monitor from userspace☆78Updated 2 years ago
- CleanupSpec (MICRO-2019)☆16Updated 4 years ago
- ☆12Updated 2 years ago
- virtio example front-end and back-end☆35Updated 6 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆11Updated 8 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆120Updated 3 years ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆92Updated 10 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆21Updated 2 months ago