thomwiggers / microbenchmark-aarch64
Microbenchmarks for Aarch64 (Cortex A53)
☆12Updated last year
Alternatives and similar repositories for microbenchmark-aarch64:
Users that are interested in microbenchmark-aarch64 are comparing it to the libraries listed below
- Documentation of the RISC-V C API☆74Updated 2 weeks ago
- Instruction latency & throughput profiler for AArch64☆32Updated last year
- x86-64, ARM, and RVV intrinsics viewer☆40Updated last month
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆26Updated 6 months ago
- ☆28Updated 8 months ago
- ☆31Updated 3 years ago
- Microbenchmarks for x86_64 kernel entry methods☆18Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆30Updated last week
- ROB size testing utility☆141Updated 3 years ago
- InstLatX64_Demo☆41Updated last week
- Microbenchmarking experiments on Zen 2 machines☆16Updated 2 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆38Updated 7 months ago
- Simple demonstration of using the RISC-V Vector extension☆39Updated 9 months ago
- Table of ARM SoC and their features☆48Updated 2 weeks ago
- GNU Superoptimizer Version 2☆25Updated 3 years ago
- Memory System Microbenchmarks☆62Updated last year
- RISC-V Specific Device Tree Documentation☆42Updated 6 months ago
- Simple library for decoding RISC-V instructions☆21Updated 5 months ago
- ☆56Updated 3 weeks ago
- Develop toolchain based on llvm to for Cpu0 processor☆45Updated last year
- A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.☆36Updated 6 years ago
- CPU micro benchmarks☆44Updated this week
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆23Updated 7 years ago
- ☆28Updated 2 years ago
- Rust RISC-V Virtual Machine☆91Updated 2 months ago
- musl libc for RISC-V☆81Updated 5 years ago
- ISA-L and intel-ipsec-mb obsolete soft-crc project. Please refer and use them instead for efficient CRC implementation. https://github.co…☆54Updated 9 months ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆81Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- ☆14Updated 7 years ago