wr6412305 / delphi7-liteView external linksLinks
delphi7-lite 单文件版本
☆12Jun 22, 2020Updated 5 years ago
Alternatives and similar repositories for delphi7-lite
Users that are interested in delphi7-lite are comparing it to the libraries listed below
Sorting:
- vc6.0集成番茄插件☆16Jun 26, 2020Updated 5 years ago
- petiger的版本发布☆10Dec 3, 2020Updated 5 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- Koyso游戏官网，免费单机游戏下载站|网页版入口☆20Jul 3, 2025Updated 7 months ago
- DbSchema序列号生成器☆30Dec 17, 2018Updated 7 years ago
- Occurity is a software designed for patient visual acuity tests☆10Nov 23, 2025Updated 2 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- ☆10Sep 18, 2018Updated 7 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- 大乐透分析 后期能加上机器学习预测彩票出号概率？☆11Dec 2, 2022Updated 3 years ago
- ☆11May 13, 2021Updated 4 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Drag and drop layout builder for Bulma.css☆13Mar 6, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- ☆10Oct 18, 2024Updated last year
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- CSDK for EC618 (Air780E)☆11Nov 13, 2022Updated 3 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆11Mar 20, 2023Updated 2 years ago
- vb6自动化操作窗体程序的框架clswindow，当前最新版本v2.4，它可以让你自由控制其他程序☆37May 6, 2025Updated 9 months ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- C#版本的word,excel操作程序☆11Dec 4, 2015Updated 10 years ago
- Leon DirectUI Library - 轻巧的 DirectUI 框架☆10Feb 28, 2021Updated 4 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- 基于MFC的远程控制项目☆10Jun 26, 2024Updated last year
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- 幸运四叶草，无依赖编译为linux-arm/linux-x86/windows，用于自动安装主流.NET运行时。☆11Sep 10, 2025Updated 5 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated last year