Alternatives and similar repositories for RISCY

Users that are interested in RISCY are comparing it to the libraries listed below

• mongrelgem / Verilog-PCIexpress-Components
  Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment
  ☆14Updated 5 years ago
• yasir-javed / simple_processor
  ☆9Updated 2 years ago
• NikosDelijohn / Tethorax
  RISC V 32 bit Base ISA Implementation.
  ☆16Updated last year
• RTimothyEdwards / tutorial_layout
  Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.
  ☆11Updated 2 years ago
• nicolavianello95 / RISC-V
  Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…
  ☆16Updated 5 years ago
• bol-edu / caravel-soc
  ☆29Updated 2 years ago
• sameersondur / VHDL-Project-16-bit-RISC-Processor
  Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL a…
  ☆18Updated 11 years ago
• briansune / Artix-7-PCIE-Riffa
  ☆10Updated 3 years ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆185Updated 3 weeks ago
• RClabiisc / I2SRV32-S-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆29Updated 3 years ago
• HDLForBeginners / Examples
  ☆98Updated last year
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆343Updated 5 months ago
• kunalg123 / vsdflow
  VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…
  ☆161Updated 2 years ago
• whutddk / RiftCore
  RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System
  ☆42Updated 2 years ago
• janschiefer / verilog_spi
  A simple Verilog SPI master / slave implementation featuring all 4 modes.
  ☆59Updated 4 years ago
• pulp-platform / pulp-riscv-gnu-toolchain
  ☆90Updated last week
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆213Updated 5 months ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆78Updated last year
• amamory-verification / uvm-basics
  my UVM training projects
  ☆35Updated 6 years ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆285Updated 5 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆393Updated last week
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆100Updated 2 months ago
• manili / VSDBabySoC
  VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.
  ☆44Updated 3 years ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆139Updated 6 years ago
• Fraunhofer-IMS / airisc_core_complex
  Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
  ☆98Updated last month
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆175Updated 3 weeks ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆155Updated last year
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆140Updated last year
• mattvenn / awesome-opensource-asic-resources
  ☆339Updated 2 years ago
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆105Updated 4 years ago