Alternatives and similar repositories for RISCY

Users that are interested in RISCY are comparing it to the libraries listed below

• mongrelgem / Verilog-PCIexpress-Components
  Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment
  ☆14Updated 6 years ago
• NikosDelijohn / Tethorax
  RISC V 32 bit Base ISA Implementation.
  ☆16Updated last year
• RTimothyEdwards / tutorial_layout
  Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.
  ☆14Updated 2 years ago
• nicolavianello95 / RISC-V
  Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…
  ☆16Updated 5 years ago
• bol-edu / caravel-soc
  ☆30Updated 2 years ago
• HDLForBeginners / Examples
  ☆107Updated 2 years ago
• The-OpenROAD-Project / megaboom
  ☆31Updated 2 months ago
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆222Updated 8 months ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆157Updated 6 years ago
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆61Updated 2 years ago
• sameersondur / VHDL-Project-16-bit-RISC-Processor
  Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL a…
  ☆19Updated 11 years ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆110Updated last year
• kunalg123 / vsdflow
  VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…
  ☆162Updated 2 years ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆186Updated last month
• whutddk / RiftCore
  RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System
  ☆44Updated 3 years ago
• briansune / Artix-7-PCIE-Riffa
  ☆11Updated 3 years ago
• jamieiles / uart
  Verilog UART
  ☆184Updated 12 years ago
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆360Updated 8 months ago
• RClabiisc / I2SRV32-S-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆30Updated 3 years ago
• leonow32 / verilog-fpga
  Many peripherals in Verilog ready to use
  ☆39Updated 10 months ago
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆112Updated 4 years ago
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆147Updated this week
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆160Updated 3 years ago
• mbaykenar / mpw7_yonga_soc
  Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C
  ☆18Updated 2 years ago
• lowRISC / ibex-demo-system
  A demo system for Ibex including debug support and some peripherals
  ☆78Updated 4 months ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆81Updated 2 years ago
• os-fpga / Virtual-FPGA-Lab
  This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…
  ☆224Updated 4 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆98Updated this week
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆406Updated this week
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆152Updated 4 years ago