Alternatives and similar repositories for RISCY

Users that are interested in RISCY are comparing it to the libraries listed below

• mongrelgem / Verilog-PCIexpress-Components
  Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment
  ☆14Updated 6 years ago
• NikosDelijohn / Tethorax
  RISC V 32 bit Base ISA Implementation.
  ☆15Updated last year
• sameersondur / VHDL-Project-16-bit-RISC-Processor
  Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL a…
  ☆19Updated 11 years ago
• RTimothyEdwards / tutorial_layout
  Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.
  ☆16Updated 2 years ago
• bol-edu / caravel-soc
  ☆30Updated 2 years ago
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆153Updated 4 months ago
• nicolavianello95 / RISC-V
  Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…
  ☆16Updated 5 years ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆131Updated 10 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆82Updated 2 years ago
• briansune / Artix-7-PCIE-Riffa
  ☆12Updated 3 years ago
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆377Updated 11 months ago
• Xilinx / Embedded-Design-Tutorials
  ☆158Updated 3 weeks ago
• Akash-Perla / ASIC-Design
  This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)
  ☆33Updated last year
• tomas-fryza / vhdl-examples
  VHDL course at Brno University of Technology
  ☆128Updated this week
• os-fpga / Virtual-FPGA-Lab
  This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…
  ☆236Updated 7 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆375Updated 2 years ago
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆228Updated 11 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆248Updated last week
• jamieiles / uart
  Verilog UART
  ☆192Updated 12 years ago
• leonow32 / verilog-fpga
  Many peripherals in Verilog ready to use
  ☆41Updated last year
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆291Updated 8 months ago
• The-OpenROAD-Project / megaboom
  ☆33Updated this week
• D-curs-D / Inverter-design-and-analysis-using-sky130pdk
  Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
  ☆124Updated 3 years ago
• maazm007 / vsdsquadron-mini-internship
  VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
  ☆31Updated 6 months ago
• mbaykenar / mpw7_yonga_soc
  Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C
  ☆21Updated 3 years ago
• aklsh / getting-started-with-verilog
  Verilog modules for beginners
  ☆28Updated 3 years ago
• HDLForBeginners / Examples
  ☆118Updated 2 years ago
• RClabiisc / I2SRV32-S-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆29Updated 3 years ago
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆169Updated 4 years ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆177Updated 3 months ago