This repository contains openlane configuration and source files for tutorials that I created
☆16Mar 5, 2024Updated 2 years ago
Alternatives and similar repositories for openlane-designs
Users that are interested in openlane-designs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆23Nov 21, 2022Updated 3 years ago
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆96Sep 17, 2022Updated 4 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Fast lookup of the Unicode General Category property for `char` in Rust.☆23Sep 16, 2025Updated last year
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆20Jun 20, 2023Updated 3 years ago
- Small tweaks of standart Adwaita theme for my desktop (based on adw-mod currently).☆11Aug 29, 2026Updated last month
- Tiny Tapeout project build tools + chip integration scripts☆36Sep 21, 2026Updated 2 weeks ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆32Jan 2, 2021Updated 5 years ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 30, 2026Updated 4 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated last month
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 6 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆22May 5, 2022Updated 4 years ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆38Dec 30, 2022Updated 3 years ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- ☆39Updated this week
- ☆11Sep 9, 2022Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆75Oct 4, 2021Updated 5 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 6 months ago
- Image Processing on FPGA using VHDL☆43Jul 19, 2014Updated 12 years ago
- The xv6 operating system, ported to the Raspberry Pi☆16Oct 16, 2019Updated 6 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.☆12Jul 20, 2022Updated 4 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- MPU6050 interface for fpga☆11May 9, 2020Updated 6 years ago
- ☆19Aug 22, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Nov 26, 2025Updated 10 months ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- linux allwinner h616 kernel based on the orangepi zero 2 version of the legacy allwinner 4.9 bsp kernel☆10Jan 25, 2021Updated 5 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆31Jan 2, 2026Updated 9 months ago
- How to automatically get version and build number into a C++ executable☆16Jan 7, 2024Updated 2 years ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated 3 months ago