This repository contains openlane configuration and source files for tutorials that I created
☆16Mar 5, 2024Updated 2 years ago
Alternatives and similar repositories for openlane-designs
Users that are interested in openlane-designs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆22Nov 21, 2022Updated 3 years ago
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆92Sep 17, 2022Updated 3 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An LTspice project which contains third-order Butterworth filters built both using an inductor and a current conveyor.☆21Jan 15, 2024Updated 2 years ago
- Fast lookup of the Unicode General Category property for `char` in Rust.☆22Sep 16, 2025Updated 10 months ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆20Jun 20, 2023Updated 3 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆18Feb 9, 2025Updated last year
- Tiny Tapeout project build tools + chip integration scripts☆35Updated this week
- This project shows the design process of the main blocks of a typical RX frontend system.☆29Jan 2, 2021Updated 5 years ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 30, 2026Updated 2 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆21May 5, 2022Updated 4 years ago
- Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference☆38Dec 30, 2022Updated 3 years ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- ☆39Updated this week
- ☆11Sep 9, 2022Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆74Oct 4, 2021Updated 4 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.☆12Jul 20, 2022Updated 4 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- ☆19Aug 22, 2024Updated last year
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- linux allwinner h616 kernel based on the orangepi zero 2 version of the legacy allwinner 4.9 bsp kernel☆10Jan 25, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆13Jun 9, 2022Updated 4 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆30Jan 2, 2026Updated 7 months ago
- ☆54Jul 31, 2026Updated last week
- How to automatically get version and build number into a C++ executable☆16Jan 7, 2024Updated 2 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆53Dec 18, 2025Updated 7 months ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago