This repository contains openlane configuration and source files for tutorials that I created
☆16Mar 5, 2024Updated 2 years ago
Alternatives and similar repositories for openlane-designs
Users that are interested in openlane-designs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆22Nov 21, 2022Updated 3 years ago
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- Tiny Tapeout project build tools + chip integration scripts☆34Jun 15, 2026Updated last month
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fast lookup of the Unicode General Category property for `char` in Rust.☆22Sep 16, 2025Updated 10 months ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆19Jun 20, 2023Updated 3 years ago
- ☆15Updated this week
- This project shows the design process of the main blocks of a typical RX frontend system.☆29Jan 2, 2021Updated 5 years ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 30, 2026Updated last month
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆20May 5, 2022Updated 4 years ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆39Updated this week
- ☆11Sep 9, 2022Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆74Oct 4, 2021Updated 4 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 3 months ago
- The xv6 operating system, ported to the Raspberry Pi☆16Oct 16, 2019Updated 6 years ago
- Image Processing on FPGA using VHDL☆43Jul 19, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.☆12Jul 20, 2022Updated 4 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- ☆19Aug 22, 2024Updated last year
- ☆15Nov 26, 2025Updated 7 months ago
- linux allwinner h616 kernel based on the orangepi zero 2 version of the legacy allwinner 4.9 bsp kernel☆10Jan 25, 2021Updated 5 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆52Updated this week
- Embedded Box, containerized development environments for embedded and FPGA designers☆17Jul 4, 2026Updated 2 weeks ago
- ☆12Mar 1, 2021Updated 5 years ago
- APB Logic☆26Jul 2, 2026Updated 2 weeks ago
- VBA analysis tools☆25Aug 15, 2025Updated 11 months ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆24May 4, 2024Updated 2 years ago