TinyTapeout / ttihp-verilog-templateLinks
Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects
☆20Updated 5 months ago
Alternatives and similar repositories for ttihp-verilog-template
Users that are interested in ttihp-verilog-template are comparing it to the libraries listed below
Sorting:
- A pipelined RISC-V processor☆58Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- Unofficial Yosys WebAssembly packages☆72Updated this week
- ☆70Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆84Updated 9 months ago
- Tiny Tapeout 06☆13Updated last week
- Submission template for Tiny Tapeout 10 - Verilog HDL Projects☆25Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Updated 8 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆19Updated last year
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 3 months ago
- Board definitions for Amaranth HDL☆118Updated 3 weeks ago
- Example of how to get started with olofk/fusesoc.☆17Updated 4 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆55Updated 5 months ago
- This repository contain source code for ngspice and ghdl integration☆33Updated 8 months ago
- ☆18Updated last week
- A tiny system built on a small QMTECH board☆109Updated 5 months ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆25Updated last week
- Silicon Layout Wizard☆182Updated this week
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- TinyTapeout-02 submission repository☆28Updated last year
- KISCV, a KISS principle riscv32i CPU☆25Updated 8 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated 3 weeks ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- CoreScore☆163Updated last month