Alternatives and similar repositories for ttihp-verilog-template

Users that are interested in ttihp-verilog-template are comparing it to the libraries listed below

• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆84Updated 8 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 10 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 4 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• efabless / clear
  ☆70Updated last year
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated this week
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆32Updated 7 months ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆46Updated 3 months ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆180Updated 3 months ago
• TinyTapeout / tinytapeout-06
  Tiny Tapeout 06
  ☆13Updated 3 months ago
• adonairc / tt07-dda-van-der-pol
  DDA solver for the van der Pol oscillator using 16-bit posits
  ☆28Updated 7 months ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆29Updated 3 weeks ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆148Updated 2 weeks ago
• olofk / corescore
  CoreScore
  ☆162Updated 3 weeks ago
• Mr-Bossman / KISC-V
  KISCV, a KISS principle riscv32i CPU
  ☆24Updated 7 months ago
• TinyTapeout / tt-multiplexer
  ☆18Updated 2 weeks ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆118Updated last week
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆81Updated this week
• ecilasun / tinysys
  A tiny system built on a small QMTECH board
  ☆108Updated 4 months ago
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆22Updated 9 months ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆110Updated last year
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆68Updated this week
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆52Updated 4 months ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆53Updated last week
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆38Updated 5 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆95Updated 3 years ago
• HDLForBeginners / Toolbox
  ☆72Updated last year