Alternatives and similar repositories for ttihp-verilog-template

Users that are interested in ttihp-verilog-template are comparing it to the libraries listed below

• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆62Updated 2 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆74Updated this week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆91Updated last year
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆37Updated this week
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆47Updated this week
• sifferman / fusesoc_template
  Example of how to get started with olofk/fusesoc.
  ☆18Updated 4 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆23Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated this week
• TinyTapeout / tinytapeout-06
  Tiny Tapeout 06
  ☆15Updated last month
• mineda-support / ICPS2023_5
  ☆59Updated 5 months ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 2 weeks ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆109Updated this week
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆155Updated this week
• efabless / clear
  ☆71Updated last year
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆33Updated 11 months ago
• lethalbit / kicad-pdk-libs
  KiCad symbol library for sky130 and gf180mcu PDKs
  ☆32Updated last year
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆109Updated last month
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆86Updated this week
• olofk / corescore
  CoreScore
  ☆170Updated last month
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆38Updated last year
• olofk / qerv
  ☆19Updated 7 months ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆64Updated 7 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated 11 months ago
• olofk / vidbo
  Virtual Development Board
  ☆64Updated 4 years ago
• TinyTapeout / tt-multiplexer
  ☆19Updated last week
• adonairc / tt07-dda-van-der-pol
  DDA solver for the van der Pol oscillator using 16-bit posits
  ☆28Updated 10 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆123Updated this week
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆192Updated 3 months ago
• clairexen / picorv
  PicoRV
  ☆43Updated 5 years ago