codeplaysoftware / lldb-msp430

Related projects: ⓘ

• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆38Updated 5 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆45Updated 7 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆30Updated 9 years ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆26Updated 2 years ago
• cbiffle / brittle-kernel
  A security-oriented microkernel for Cortex-M microcontrollers
  ☆21Updated 8 years ago
• daniel-k / rpi3-aarch64-jtag
  Starting point for bare metal development and JTAG debugging on Raspberry Pi 3.
  ☆26Updated 6 years ago
• mdepx / mdepx
  MDX — A BSD-style RTOS
  ☆25Updated last month
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆45Updated 8 months ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆40Updated 6 years ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 7 years ago
• sifive / last-week-in-risc-v
  Weekly RISC-V Newsletter
  ☆28Updated 5 years ago
• pretis / flexpret
  ☆55Updated this week
• sushihangover / llvm_baremetal
  LLVM Bare Metal GitSlave
  ☆52Updated 10 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆45Updated 4 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 5 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• phire / llvm
  Videocore Backend for llvm
  ☆21Updated 9 years ago
• ArcaneNibble / yavhdl
  Yet Another VHDL tool
  ☆31Updated 7 years ago
• riscv-collab / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆40Updated 2 months ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆54Updated 7 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated last year
• martinribelotta / cortex-m-llvm
  DEPRECATED: Use instread https://github.com/ARM-software/LLVM-embedded-toolchain-for-Arm Cortex M3/M4 with LLVM toolkit
  ☆61Updated 2 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆22Updated 6 years ago
• openrisc / newlib
  newlib OpenRISC development
  ☆24Updated 2 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆42Updated 3 years ago
• lowRISC / rocket
  ☆28Updated 6 years ago
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 7 years ago