Alternatives and similar repositories for lldb-msp430

Users that are interested in lldb-msp430 are comparing it to the libraries listed below

• riscv-mcu / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.
  ☆33Updated 2 weeks ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• jdryg / RISCVEmu
  Toy RISC-V emulator
  ☆14Updated 8 years ago
• Javier-varez / p1c0
  An embedded OS for Apple M1 Pro chipsets
  ☆18Updated 2 years ago
• shacharr / videocoreiv-qpu-driver
  QPU driver from raspberry pi ARM core
  ☆17Updated 11 years ago
• martinribelotta / cortex-m-llvm
  DEPRECATED: Use instread https://github.com/ARM-software/LLVM-embedded-toolchain-for-Arm Cortex M3/M4 with LLVM toolkit
  ☆59Updated 3 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆19Updated 3 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 8 years ago
• travisg / uefi
  uefi app/bootloader development sandbox
  ☆15Updated 9 years ago
• ReservedField / arm-compiler-rt
  Easy cross-compilation of compiler-rt for bare metal ARM targets
  ☆22Updated 9 years ago
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• pcein / rust-sipeed-longan-nano
  Running Rust on the RISCV dev board "Sipeed Longan Nano"
  ☆10Updated 6 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago
• cbiffle / brittle-kernel
  A security-oriented microkernel for Cortex-M microcontrollers
  ☆25Updated 9 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 8 years ago
• crdelozier / ironclad
  Ironclad C++ brings type-safety to C++. It provides safe alternatives to unsafe constructs in C++ to prevent type-safety errors that lea…
  ☆18Updated 2 years ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 7 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆36Updated 10 years ago
• stephand / ptlsim
  Stable, non-KVM version of PTLsim.
  ☆29Updated 9 years ago
• ktran / clairvoyance
  Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.
  ☆14Updated 6 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆58Updated 6 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆61Updated 6 years ago
• rust-embedded / volatile-register
  Volatile access to memory mapped hardware registers
  ☆41Updated 2 years ago
• alexchandel / rust-rtos
  FreeRTOS rewritten in Rust for the PIC32MX target, and eventually for x86, ARM, and MSP430 as well.
  ☆65Updated 11 years ago
• daniel-k / rpi3-aarch64-jtag
  Starting point for bare metal development and JTAG debugging on Raspberry Pi 3.
  ☆28Updated 8 years ago