Alternatives and similar repositories for lldb-msp430

Users that are interested in lldb-msp430 are comparing it to the libraries listed below

• riscv-mcu / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.
  ☆34Updated this week
• martinribelotta / cortex-m-llvm
  DEPRECATED: Use instread https://github.com/ARM-software/LLVM-embedded-toolchain-for-Arm Cortex M3/M4 with LLVM toolkit
  ☆59Updated 4 years ago
• Javier-varez / p1c0
  An embedded OS for Apple M1 Pro chipsets
  ☆18Updated 2 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• larkmjc / riscv-meta
  RISC-V Instruction Set Metadata
  ☆42Updated 7 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 7 years ago
• rust-embedded / msp430-rt
  Minimal startup / runtime for MSP430 microcontrollers
  ☆19Updated 5 months ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 9 years ago
• Yatekii / jep106
  A library to retrieve JEP106 manufacturer strings in Rust.
  ☆12Updated 8 months ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• FutureSDR / xilinx-dma
  ☆11Updated 2 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆39Updated 10 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• jdryg / RISCVEmu
  Toy RISC-V emulator
  ☆15Updated 8 years ago
• ReservedField / arm-compiler-rt
  Easy cross-compilation of compiler-rt for bare metal ARM targets
  ☆22Updated 9 years ago
• tranthamp / neon_test
  Simple test of ARM NEON code. Performs a blit to the framebuffer.
  ☆15Updated 12 years ago
• TriDis / llvm-tricore
  LLVM Compiler Infrastructure with TriCore backend
  ☆32Updated 2 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆121Updated 4 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆52Updated 2 months ago
• ClangBuiltLinux / llvm-distributors-conf-2021
  A day of lightning talks for folks who distribute and release builds of LLVM, with a focus on configuration, testing, and unique constrai…
  ☆36Updated 4 years ago
• travisg / uefi
  uefi app/bootloader development sandbox
  ☆15Updated 9 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆58Updated 6 years ago
• freeCompilerCamp / freecompilercamp.github.io
  The website for freeCompilerCamp's classroom tutorials, using Github Pages.
  ☆31Updated 4 years ago
• larkmjc / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆60Updated 7 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆44Updated 8 months ago
• pavelkryukov / AoAoAoTT
  Interchangeable AoS and SoA containers
  ☆25Updated 3 years ago