andreas-abel / uiCA-evalLinks
Files used for the evaluation of uiCA
☆17Updated 2 years ago
Alternatives and similar repositories for uiCA-eval
Users that are interested in uiCA-eval are comparing it to the libraries listed below
Sorting:
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 4 months ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆11Updated 5 months ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- A minimal (really) out-of-tree MLIR example☆44Updated 2 weeks ago
- RTLCheck☆22Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- QEMU with support for CHERI☆59Updated last week
- A source-to-source compiler for automatic parallelization of C programs through code annotation.☆62Updated 5 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- ☆31Updated 2 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated last week
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…☆31Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 weeks ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Updated 8 years ago
- Trying to figure various CPU things out☆86Updated last year
- ☆19Updated 10 years ago
- ☆62Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- ☆17Updated last year
- A Speculation-Aware Collaborative Dependence Analysis Framework☆28Updated last year
- Rigorous Floating-Point Mixed-Precision Tuner☆15Updated 5 years ago
- ESESC: A Fast Multicore Simulator☆138Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆34Updated 3 weeks ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆84Updated last year
- A translation validation framework for MLIR☆88Updated 5 months ago
- Embedded Universal DSL: a good DSL for us, by us☆44Updated this week