Alternatives and similar repositories for uiCA-eval

Users that are interested in uiCA-eval are comparing it to the libraries listed below

• stephand / ptlsim
  Stable, non-KVM version of PTLsim.
  ☆29Updated 9 years ago
• MPACT-ORG / mpact-compiler
  Retargetable ML compilers for the twenty-first century!
  ☆13Updated 9 months ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆46Updated 5 months ago
• mc-imperial / multicore-test-harness
  A multicore microprocessor test harness for measuring interference
  ☆14Updated 5 years ago
• ychen306 / vegen
  ☆31Updated 3 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆36Updated 3 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆49Updated 8 years ago
• gleisonsdm / DawnCC-Compiler
  A source-to-source compiler for automatic parallelization of C programs through code annotation.
  ☆61Updated 5 years ago
• gtcasl / cash
  A C++ Library for Hardware Design and Simulation
  ☆15Updated 5 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆25Updated 7 years ago
• periscop / clan
  Chunky Loop Analyzer: A Polyhedral Representation Extraction Tool for High Level Programs
  ☆25Updated 3 years ago
• caparrov / ERM
  Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter
  ☆17Updated 8 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated 3 weeks ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 9 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• rlavaee / codestitcher
  Interprocedural Basic Block Code Layout Optimization
  ☆18Updated 7 years ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 7 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆101Updated this week
• spcl / haystack
  Haystack is an analytical cache model that given a program computes the number of cache misses.
  ☆46Updated 6 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆24Updated 8 years ago
• periscop / candl
  Data Dependence Analyzer in the Polyhedral Model
  ☆21Updated 2 years ago
• aakahlow / gem5Valid_Haswell
  ☆21Updated 6 years ago
• embecosm / gso2
  GNU Superoptimizer Version 2
  ☆26Updated 4 years ago
• PrincetonUniversity / SCAF
  A Speculation-Aware Collaborative Dependence Analysis Framework
  ☆28Updated last year
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆15Updated 4 years ago
• quepas / Compiler-benchmark-suites
  A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.
  ☆58Updated 2 years ago
• intel / pinball2elf
  ☆44Updated 6 months ago
• openhwgroup / corev-llvm-project
  ☆18Updated last year
• open64-compiler / open64
  open64 compiler
  ☆91Updated 2 years ago