andreas-abel / uiCA-evalLinks
Files used for the evaluation of uiCA
☆18Updated 2 years ago
Alternatives and similar repositories for uiCA-eval
Users that are interested in uiCA-eval are comparing it to the libraries listed below
Sorting:
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- Retargetable ML compilers for the twenty-first century!☆13Updated 6 months ago
- ☆31Updated 2 years ago
- A minimal (really) out-of-tree MLIR example☆45Updated 2 months ago
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆15Updated 2 years ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆12Updated 2 months ago
- A powerful and modern open-source architecture description language.☆43Updated 8 years ago
- A debugger to detect and diagnose numerical errors in floating point programs☆12Updated 3 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ☆18Updated last year
- RTLCheck☆22Updated 7 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆58Updated 2 years ago
- A Speculation-Aware Collaborative Dependence Analysis Framework☆28Updated last year
- Example for running IREE in a bare-metal Arm environment.☆39Updated 3 months ago
- A C++ Library for Hardware Design and Simulation☆15Updated 5 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- ☆20Updated 5 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated last week
- ☆64Updated 6 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- Rigorous Floating-Point Mixed-Precision Tuner☆16Updated 5 years ago
- materials available to the public☆28Updated 3 months ago
- Interprocedural Basic Block Code Layout Optimization☆18Updated 6 years ago
- ☆40Updated last month
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆16Updated last year