Alternatives and similar repositories for uiCA-eval

Users that are interested in uiCA-eval are comparing it to the libraries listed below

• MPACT-ORG / mpact-compiler
  Retargetable ML compilers for the twenty-first century!
  ☆13Updated 7 months ago
• stephand / ptlsim
  Stable, non-KVM version of PTLsim.
  ☆29Updated 9 years ago
• gtcasl / cash
  A C++ Library for Hardware Design and Simulation
  ☆15Updated 5 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆23Updated 7 years ago
• ychen306 / vegen
  ☆31Updated 2 years ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆45Updated 3 months ago
• mc-imperial / multicore-test-harness
  A multicore microprocessor test harness for measuring interference
  ☆14Updated 5 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆45Updated 8 years ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 7 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago
• tacle / tacle-bench
  TACLe Benchmarks
  ☆54Updated last month
• rlavaee / codestitcher
  Interprocedural Basic Block Code Layout Optimization
  ☆18Updated 6 years ago
• jaopaulolc / KernelFaRer
  KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls
  ☆12Updated 2 months ago
• periscop / clan
  Chunky Loop Analyzer: A Polyhedral Representation Extraction Tool for High Level Programs
  ☆24Updated 2 years ago
• P3109 / Public
  materials available to the public
  ☆29Updated 3 weeks ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆90Updated last year
• travisdowns / robsize
  ROB size testing utility
  ☆158Updated 3 years ago
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 8 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆35Updated 3 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆39Updated 4 months ago
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆16Updated last year
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆36Updated 10 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 9 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆50Updated 3 weeks ago
• kitbarton / LLVMLoopOptTutorial
  Tutorial for LLVM Dev Conference 2019.
  ☆15Updated 6 years ago
• caparrov / ERM
  Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter
  ☆17Updated 8 years ago
• PrincetonUniversity / SCAF
  A Speculation-Aware Collaborative Dependence Analysis Framework
  ☆28Updated last year
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 5 years ago
• spcl / haystack
  Haystack is an analytical cache model that given a program computes the number of cache misses.
  ☆46Updated 6 years ago