m8pple / elec50010-2020-verilog-lab
Verilog lab material for ELEC50010 class
☆10Updated 3 years ago
Related projects: ⓘ
- ☆8Updated 3 years ago
- ☆12Updated this week
- Verilog library for developing robotics applications using FPGAs☆63Updated 2 months ago
- Pong game on an FPGA in Verilog.☆49Updated 12 years ago
- Ros Metapackage for UWRT Mars Rover☆18Updated this week
- This repository contains the preprocessed C90 to MIPS assembly compiler produced as part of the EIE 2nd Year Instruction Set Architecture…☆17Updated last year
- The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…☆46Updated 8 months ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆34Updated last year
- PYNQ support and examples for Kria SOMs☆89Updated last month
- ☆16Updated 9 months ago
- ☆9Updated 3 years ago
- Files to support the quadcopter class.☆40Updated 9 months ago
- Single Cycle 32 bit MIPS☆16Updated last year
- Lecture Notes for Robotics, Cognition, Intelligence @ TUM☆45Updated 11 months ago
- A GUI pretending to be a DE1 for visualizing Verilog sims☆10Updated 3 years ago
- SystemVerilog Tutorial☆111Updated 9 months ago
- A Python package to use FPGA development tools programmatically.☆83Updated last week
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆49Updated 2 years ago
- Course material for ELEC50009☆11Updated 7 months ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆25Updated last year
- Formula Student Driverless 2019☆46Updated 4 years ago
- Open source code for "Ultimate SLAM? Combining Events, Images, and IMU for Robust Visual SLAM in HDR and High-Speed Scenarios" RA-L 2018☆276Updated 2 years ago
- University of Waterloo ECE Course Notes☆65Updated 5 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆49Updated last year
- ☆10Updated last year
- Pipelined RISC-V RV32I Core in Verilog☆35Updated last year
- Final project for CS 429H (computer architecture), fall freshman year. Built over the course of 2 weeks.☆40Updated 5 years ago
- ☆40Updated 6 months ago
- Open Logic HDL Standard Library☆206Updated this week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆92Updated this week