Alternatives and similar repositories for FPGA_CryptoNight_V7

Users that are interested in FPGA_CryptoNight_V7 are comparing it to the libraries listed below

• dukelec / cdpga
  FPGA core boards / evaluation boards based on CDCTL hardware
  ☆92Updated 3 years ago
• vanbwodonk / ft2232hl-jtag-clone
  Digilent JTAG clone hardware + eeprom firmware (.bin)
  ☆63Updated 2 years ago
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆48Updated 8 years ago
• Leungfung / ebaz4205_hw
  ☆77Updated 6 years ago
• Harry2005 / Thunderbolt3
  A module for TBT3
  ☆34Updated last year
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• lulinchen / face_detect_open
  A Voila-Jones face detector hardware implementation
  ☆32Updated 6 years ago
• nucleisys / n200-doc
  Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php
  ☆25Updated 4 years ago
• kholia / xvc-esp32
  Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.
  ☆110Updated 3 years ago
• ultraembedded / core_usb_uart
  USB serial device (CDC-ACM)
  ☆38Updated 4 years ago
• CoreyChen922 / sata3_host_controller
  It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
  ☆72Updated last year
• xiaotianbc / FPGA_XDMA_Demo
  a simple FPGA xdma demo based Memblaze
  ☆16Updated 2 years ago
• freecores / usb_phy
  USB 1.1 PHY
  ☆11Updated 10 years ago
• kangyuzhe666 / zynq7010-pynq-2.5
  蚂蚁S9矿板移植pynq2.5
  ☆28Updated 4 years ago
• ReinForce-II / anlogic_eg4s_sdram_controller
  ☆17Updated 6 years ago
• balmerdx / sdio_linux_fpga
  Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)
  ☆29Updated 5 years ago
• AnlogicInfo / anlogic-usbjtag
  A far more light version anlogic-jtag cable with some enhanced functions.
  ☆48Updated 9 months ago
• ptracton / UART_ECHO
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13Updated 10 years ago
• kholia / xvcpi
  Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…
  ☆36Updated 3 years ago
• Hello-FPGA / ZYNQ7020_Core_Board
  This is xc7z020clg400 FPGA hardware core board design
  ☆50Updated last year
• maswx / vu13p
  国产VU13P加速卡资料
  ☆73Updated 2 months ago
• ultraembedded / fpga_test_soc
  A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)
  ☆33Updated 5 years ago
• gtortone / esp-xvcd
  ESP8266 Xilinx Virtual Cable - wifi JTAG
  ☆39Updated 4 years ago
• d953i / Custom_Part_Data_Files
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆38Updated last year
• Postlast / USB-Blaster_STM32f1
  The program for USB-Blaster Chinese version on STM32 works with
  ☆31Updated 7 years ago
• antmicro / artix-dc-scm
  Experimental Xilinx Artix-7 driven Data Center Security Communication Module
  ☆50Updated last year
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆78Updated 4 years ago
• siorpaes / BareBonesCortexM0
  Extremely basic CortexM0 SoC based on ARM DesignStart Eval
  ☆27Updated 6 years ago