lulinchen / FPGA_CryptoNight_V7
FPGA CryptoNight V7 Minner
☆30Updated 5 years ago
Alternatives and similar repositories for FPGA_CryptoNight_V7
Users that are interested in FPGA_CryptoNight_V7 are comparing it to the libraries listed below
Sorting:
- a simple FPGA xdma demo based Memblaze☆16Updated last year
- 蚂蚁S9矿板移植pynq2.5☆27Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- Simple mono FM Radio.☆48Updated 8 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- USB 1.1 PHY☆11Updated 10 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆48Updated 8 months ago
- turbo 8051☆29Updated 7 years ago
- USB-PD-3.1-Verilog☆14Updated last year
- PulseRain FP51 MCU, with peripherals☆14Updated 7 years ago
- Computational Storage Device based on the open source project OpenSSD.☆23Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆70Updated 11 months ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- PID controller☆20Updated 10 years ago
- A module for TBT3☆33Updated last year
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- YPCB-00338-1P1 Hack☆39Updated 4 months ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- ☆20Updated 4 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 10 years ago
- USB capture IP☆21Updated 4 years ago