lulinchen / FPGA_CryptoNight_V7
FPGA CryptoNight V7 Minner
☆30Updated 5 years ago
Alternatives and similar repositories for FPGA_CryptoNight_V7:
Users that are interested in FPGA_CryptoNight_V7 are comparing it to the libraries listed below
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- 蚂蚁S9矿板移植pynq2.5☆26Updated 4 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆91Updated 3 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 4 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆104Updated 3 years ago
- QSPI for SoC☆22Updated 5 years ago
- a simple FPGA xdma demo based Memblaze☆16Updated last year
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆62Updated 2 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- Simple mono FM Radio.☆47Updated 8 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆31Updated 7 years ago
- turbo 8051☆29Updated 7 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 9 months ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- A module for TBT3☆32Updated last year
- PulseRain FP51 MCU, with peripherals☆14Updated 7 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago
- This is xc7z020clg400 FPGA hardware core board design☆42Updated last year
- xilxin download tools☆51Updated 5 years ago
- download from opencores.org☆13Updated 6 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 8 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆48Updated last year
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 9 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆22Updated last year
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- fpga jtag hardware☆21Updated 2 years ago