lulinchen / FPGA_CryptoNight_V7View external linksLinks
FPGA CryptoNight V7 Minner
☆31Aug 26, 2019Updated 6 years ago
Alternatives and similar repositories for FPGA_CryptoNight_V7
Users that are interested in FPGA_CryptoNight_V7 are comparing it to the libraries listed below
Sorting:
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated last year
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- ☆20Sep 16, 2021Updated 4 years ago
- RS-485 / CDBUS JPEG Camera☆19Feb 1, 2026Updated last week
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Feb 14, 2019Updated 7 years ago
- Emulating DMA Engines on GPUs for Performance and Portability☆41May 17, 2015Updated 10 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- ☆35Jun 17, 2015Updated 10 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- ☆19May 1, 2018Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- An open source FPGA miner for Blakecoin☆52Sep 22, 2014Updated 11 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- ☆25Mar 25, 2019Updated 6 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated 10 months ago
- Stepper Motor Controller☆60Feb 7, 2026Updated last week
- Icon Hash by Python☆12May 28, 2018Updated 7 years ago
- HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one☆23Sep 12, 2023Updated 2 years ago
- luOS9p (Lua RTOS + 9p) ESP8266☆29Sep 17, 2018Updated 7 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- ☆34Mar 10, 2021Updated 4 years ago
- Documents for ARM☆35May 8, 2025Updated 9 months ago
- STM32F103RC+433无线数传模块+1.12寸OLED+语音播报+电池-遥控器☆29Jul 5, 2019Updated 6 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆37Oct 4, 2024Updated last year