rems-project / rmemLinks
rmem public repo
☆48Updated 5 months ago
Alternatives and similar repositories for rmem
Users that are interested in rmem are comparing it to the libraries listed below
Sorting:
- ☆46Updated 3 years ago
- A verification tool for many memory models☆104Updated last week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆90Updated last week
- A translation validation framework for MLIR☆89Updated 8 months ago
- CHERI-RISC-V model written in Sail☆66Updated 4 months ago
- Symbolic execution tool for Sail ISA specifications☆79Updated 2 months ago
- Fork of LLVM adding CHERI support☆59Updated 3 weeks ago
- This repo contains the artifact for our SOSP'19 paper on Serval☆32Updated 6 years ago
- Pono: A flexible and extensible SMT-based model checker☆116Updated this week
- Verification of BPF JIT compilers☆57Updated 2 years ago
- Automatic detection of speculative information flows☆72Updated 4 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆45Updated 5 years ago
- QEMU with support for CHERI☆61Updated this week
- UCLID5: formal modeling, verification, and synthesis of computational systems☆151Updated 4 months ago
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆281Updated this week
- Lists of must-read papers (mainly security papers)☆32Updated last year
- Generic model checker for concurrent C programs (mirror repository)☆160Updated this week
- Tools to process ARM's Machine Readable Architecture Specification☆136Updated 5 years ago
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆354Updated last year
- Example implementation of Arm's Architecture Specification Language (ASL)☆49Updated 2 months ago
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…☆293Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆91Updated this week
- ☆52Updated 9 years ago
- Public-facing course info for program analysis materials.☆43Updated last week
- Automatic Binary Parallelisation☆43Updated 8 months ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆134Updated this week
- Counter-example guided inductive synthesis (CEGIS) implementation for the SMT solver Z3 by Microsoft Research☆54Updated 8 years ago
- Verifying OpenTitan☆27Updated 2 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- Semantics of x86-64 in K☆161Updated 5 years ago