rems-project / rmem
rmem public repo
☆41Updated 6 months ago
Alternatives and similar repositories for rmem:
Users that are interested in rmem are comparing it to the libraries listed below
- ☆46Updated 2 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆114Updated 5 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆74Updated this week
- A verification tool for many memory models☆81Updated this week
- Symbolic execution tool for Sail ISA specifications☆64Updated 2 weeks ago
- This repo contains the artifact for our SOSP'19 paper on Serval☆28Updated 5 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆42Updated last week
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆39Updated 2 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆126Updated 5 years ago
- Verification of BPF JIT compilers☆54Updated last year
- CHERI-RISC-V model written in Sail☆56Updated this week
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆40Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆63Updated this week
- Automatic detection of speculative information flows☆67Updated 3 years ago
- ☆31Updated 2 years ago
- ☆13Updated 5 years ago
- Lists of must-read papers (mainly security papers)☆28Updated 4 months ago
- ☆51Updated 8 years ago
- Pono: A flexible and extensible SMT-based model checker☆89Updated this week
- Static range analysis for the LLVM compiler infrastructure.☆55Updated 5 years ago
- QEMU with support for CHERI☆55Updated this week
- Fork of LLVM adding CHERI support☆50Updated this week
- Semantics of x86-64 in K☆145Updated 4 years ago
- A translation validation framework for MLIR☆78Updated 2 months ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- Experimental translation of llvm to smt.☆56Updated 4 years ago
- llvm opt fuzzer and bounded exhaustive test generator☆39Updated 2 years ago
- SCTBench: a set of C/C++ pthread benchmarks for evaluating concurrency testing techniques.☆28Updated 3 years ago
- A Tool for the Static Analysis of Cache Side Channels☆39Updated 7 years ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆139Updated last week