IBM / ACE-RISCV

Related projects ⓘ

Alternatives and complementary repositories for ACE-RISCV

• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆50Updated last month
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆22Updated 6 months ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated this week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆97Updated last year
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆11Updated last year
• ccc-spdm-tools / spdm-rs
  A rust implementation for DMTF SPDM protocol to support Confidential Computing
  ☆20Updated this week
• AMDESE / linux
  Linux kernel source tree
  ☆25Updated 2 months ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 2 years ago
• sev-step / sev-step
  This repo tracks a compatible state of all sev step components and contains script to easily install everything required to setup a sev v…
  ☆31Updated 8 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆40Updated this week
• intel / tdx-module
  Trust Domain Extensions (TDX) is introducing new, architectural elements to help deploy hardware-isolated, virtual machines (VMs) called …
  ☆41Updated last month
• intel / sgx-emm
  The Intel® Software Guard Extensions Enclave Memory Manager is a module designed to manage dynamic memory within an SGX runtime.
  ☆25Updated 5 months ago
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated 3 weeks ago
• jovanbulck / sgx-tutorial-space18
  Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves
  ☆52Updated 5 years ago
• riscv-admin / trusted-computing
  ☆21Updated last year
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆27Updated 4 years ago
• Penglai-Enclave / Penglai-Enclave-TVM
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆37Updated last year
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆32Updated 2 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆85Updated last week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆29Updated 2 months ago
• jasonyu1996 / elasticlave
  ☆21Updated last year
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last month
• gramineproject / gramine-tdx
  A library OS for Linux multi-process applications, with Intel TDX support (experimental)
  ☆17Updated last month
• intel / tee-io-validator
  ☆12Updated this week
• virtee / sev
  Rust library abstracting Linux AMD SEV and SEV-SNP ioctls.
  ☆89Updated this week
• sslab-gatech / t-sgx
  Compiler-based tool that protects Intel SGX applications against controlled-channel attacks
  ☆27Updated 7 years ago
• jovanbulck / sgx-pte
  Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution
  ☆30Updated 6 years ago
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆26Updated last year