Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a formally verified and auditable firmware.
☆199Mar 13, 2026Updated last week
Alternatives and similar repositories for ACE-RISCV
Users that are interested in ACE-RISCV are comparing it to the libraries listed below
Sorting:
- RISC-V Security HC admin repo☆18Jan 7, 2025Updated last year
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆14Updated this week
- Mojo-V: A RISC-V instruction set extension for privacy-oriented programming. Mojo-V allows programmers to write software that computes on…☆133Updated this week
- Deterministic record and replay and tracing of syzkaller bug reproducers☆20Apr 25, 2025Updated 10 months ago
- RISC-V Confidential VM Extension☆14Jan 14, 2026Updated 2 months ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆38Mar 7, 2026Updated 2 weeks ago
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.☆147Mar 5, 2025Updated last year
- vTPM with SGX protection☆11May 30, 2019Updated 6 years ago
- Demo host and enclave applications exercising most functionality.☆32Jun 12, 2023Updated 2 years ago
- ☆23Mar 5, 2026Updated 2 weeks ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Rust library for AMD SEV and SEV-SNP☆136Updated this week
- IOPMP IP☆24Jul 11, 2025Updated 8 months ago
- ☆23Jun 23, 2023Updated 2 years ago
- ☆11Jun 10, 2024Updated last year
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆29Feb 10, 2026Updated last month
- ☆13Apr 25, 2025Updated 10 months ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆41Jun 5, 2023Updated 2 years ago
- Open sourced implementation of a prototype for Hyperledger Fabric chaincode execution with OP-TEE. This work is part of the master thesis…☆14Sep 10, 2019Updated 6 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 2 years ago
- ☆32Jun 14, 2023Updated 2 years ago
- ☆38Aug 6, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Keystone Enclave (QEMU + HiFive Unleashed)☆522Mar 10, 2025Updated last year
- ⏳ Ruby `Time#strftime` parser and formatter☆16Nov 3, 2025Updated 4 months ago
- Miralis is a RISC-V firmware that virtualizes RISC-V firmware☆44Mar 6, 2026Updated 2 weeks ago
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- ☆18Feb 16, 2026Updated last month
- Simple noise handshake, supporting generic handshake patterns☆18Dec 17, 2025Updated 3 months ago
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆22Jan 26, 2025Updated last year
- A monorepo for vOPRF-based secure nullifiers☆22Apr 13, 2025Updated 11 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆116Sep 24, 2025Updated 5 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- implentation of Ligerito☆19Nov 9, 2025Updated 4 months ago
- Administrative utility for SEV-SNP☆43Mar 9, 2026Updated last week
- ☆15Nov 30, 2023Updated 2 years ago
- Compartmentalization using hardware and software techniques.☆12Aug 28, 2025Updated 6 months ago