IBM / ACE-RISCV

Related projects ⓘ

Alternatives and complementary repositories for ACE-RISCV

• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆51Updated this week
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated last month
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆98Updated last year
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 2 weeks ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 2 years ago
• gramineproject / gramine-tdx
  A library OS for Linux multi-process applications, with Intel TDX support (experimental)
  ☆19Updated last month
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆32Updated 2 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 4 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated this week
• Ko- / riscvcrypto
  Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture
  ☆31Updated 4 years ago
• riscv-admin / trusted-computing
  ☆21Updated last year
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆58Updated 4 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆85Updated this week
• Penglai-Enclave / Penglai-Enclave-TVM
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆37Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last week
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• intel / sgx-emm
  The Intel® Software Guard Extensions Enclave Memory Manager is a module designed to manage dynamic memory within an SGX runtime.
  ☆25Updated 5 months ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆62Updated last month
• jasonyu1996 / elasticlave
  ☆21Updated last year
• microsoft / Cornelius
  ☆21Updated last week
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated this week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆29Updated 2 months ago
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆18Updated last year
• riscvarchive / riscv-tee
  ☆37Updated 2 years ago
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆44Updated last month
• keystone-enclave / sm
  Keystone security monitor library for opensbi (Discountinued after monorepo-izing)
  ☆13Updated 2 years ago
• ARM-software / cca-rmm-acs
  Tests for verifying compliance of RMM implementations
  ☆16Updated 3 weeks ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• intel / tdx-module
  Trust Domain Extensions (TDX) is introducing new, architectural elements to help deploy hardware-isolated, virtual machines (VMs) called …
  ☆42Updated last week