ljgibbslf/Chinese-Translation-of-PCI-Express-Technology- external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ljgibbslf/Chinese-Translation-of-PCI-Express-Technology-

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ljgibbslf/Chinese-Translation-of-PCI-Express-Technology-)

Close

ljgibbslf / Chinese-Translation-of-PCI-Express-Technology-View on GitHubMore

• External links
• Readme badge

Chinese Translation on <PCI Express Technology Comprehensive Guide to Generations 1.x, 2.x and 3.0> by Mindshare Mindshare

☆374Mar 27, 2023Updated 3 years ago

Alternatives and similar repositories for Chinese-Translation-of-PCI-Express-Technology-

Users that are interested in Chinese-Translation-of-PCI-Express-Technology- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• WeitaoZhu / PCI_Express

  View on GitHub
  PCI_Express总线经典书籍
  ☆106May 13, 2022Updated 3 years ago
• alexforencich / verilog-pcie

  View on GitHub
  Verilog PCI express components
  ☆1,591Apr 26, 2024Updated 2 years ago
• ljgibbslf / basic_cache_core

  View on GitHub
  ☆31Aug 8, 2020Updated 5 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial

  View on GitHub
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆809Sep 14, 2023Updated 2 years ago
• Xilinx / pcie-model

  View on GitHub
  PCI Express controller model
  ☆76Oct 5, 2022Updated 3 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• chipsalliance / aib-protocols

  View on GitHub
  ☆29Feb 20, 2024Updated 2 years ago
• shengwenliang / fpga-nvme-controller

  View on GitHub
  Chisel NVMe controller
  ☆27Nov 24, 2022Updated 3 years ago
• zhajio1988 / my_vimrc

  View on GitHub
  Jude's vimrc for DV work(fine tuning for SV/UVM)
  ☆21Mar 12, 2024Updated 2 years ago
• adki / gen_amba_2021

  View on GitHub
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆243Jul 16, 2023Updated 2 years ago
• corundum / corundum

  View on GitHub
  Open source FPGA-based NIC and platform for in-network compute
  ☆2,281Jul 5, 2024Updated last year
• kaitoukito / Integrated-Circuit-Textbooks

  View on GitHub
  Collect some IC textbooks for learning.
  ☆197Aug 11, 2022Updated 3 years ago
• KastnerRG / riffa

  View on GitHub
  The RIFFA development repository
  ☆871Jun 11, 2024Updated last year
• jiayi-wang98 / lpddr4_memory_controller

  View on GitHub
  ☆15Jul 28, 2022Updated 3 years ago
• mpskex / chisel-npu

  View on GitHub
  Chisel implementation of Neural Processing Unit for System on the Chip
  ☆27Apr 22, 2026Updated last week
• Serverless GPU API endpoints on Runpod - Get Bonus Credits • Ad
  Skip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
• antmicro / nvme-verilog-pcie

  View on GitHub
  ☆84Jun 27, 2022Updated 3 years ago
• ntpt7921 / Verilog_UDP_TCP

  View on GitHub
  Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.
  ☆13Jan 3, 2022Updated 4 years ago
• opensmartnic / cocotb_primer

  View on GitHub
  understanding of cocotb （In Chinese Only）
  ☆22Jun 10, 2025Updated 10 months ago
• FPGANinjas / nitefury_pcie_xdma_ddr

  View on GitHub
  Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
  ☆18Apr 13, 2022Updated 4 years ago
• RV-BOSC / OpenNoC

  View on GitHub
  ☆229Jun 25, 2025Updated 10 months ago
• alexforencich / verilog-ethernet

  View on GitHub
  Verilog Ethernet components for FPGA implementation
  ☆2,947Feb 27, 2025Updated last year
• intel / idxd-driver

  View on GitHub
  ☆22Apr 1, 2024Updated 2 years ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• hellovimo / uvm_testbench_gen

  View on GitHub
  Novel GUI Based UVM Testbench Template Builder
  ☆153Apr 14, 2021Updated 5 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• qiujiandong / srio-controller

  View on GitHub
  在FPGA上实现SRIO收发控制器
  ☆11Sep 30, 2022Updated 3 years ago
• pulp-platform / axi

  View on GitHub
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,561Apr 22, 2026Updated last week
• google / go-pcie-tlp

  View on GitHub
  Builds and parses PCIe Transport Layer Packets (TLPs)
  ☆45Jul 21, 2022Updated 3 years ago
• mgtm98 / pcie5_phy

  View on GitHub
  PCIE 5.0 Graduation project (Verification Team)
  ☆105Jan 27, 2024Updated 2 years ago
• mwrnd / innova2_experiments

  View on GitHub
  Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board
  ☆18Apr 4, 2024Updated 2 years ago
• dusanerdeljan / riscv-toolchain

  View on GitHub
  Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.
  ☆12Sep 29, 2022Updated 3 years ago
• GOWIN-FPGA / USB3.0-Device-Controller

  View on GitHub
  Gowin USB3.0 Device Controller IP
  ☆16Aug 20, 2024Updated last year
• BATManVSGig / hello-world

  View on GitHub
  ☆21May 18, 2018Updated 7 years ago
• txzing / modbus_crc_verilog

  View on GitHub
  FPGA纯逻辑实现modbus通信
  ☆23Sep 5, 2022Updated 3 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• eepro-bt / documents

  View on GitHub
  文档编写
  ☆13Sep 19, 2020Updated 5 years ago
• Anthon1e / 8B-10B-Encoder-Decoder

  View on GitHub
  8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…
  ☆12Jun 8, 2021Updated 4 years ago
• antmicro / openssd-nvme

  View on GitHub
  ☆38Mar 10, 2021Updated 5 years ago
• thu-cs-lab / verilog-coding-standard

  View on GitHub
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Oct 21, 2021Updated 4 years ago
• ljgibbslf / SM2_core

  View on GitHub
  opensource crypto IP core
  ☆30Nov 20, 2020Updated 5 years ago
• mytbk / gem5-docs

  View on GitHub
  gem5 相关中文笔记
  ☆17Dec 2, 2021Updated 4 years ago
• troyguo / awesome-dv

  View on GitHub
  Awesome ASIC design verification
  ☆353Feb 9, 2022Updated 4 years ago