lab-measurement / Lab-MeasurementLinks
Lab::Measurement allows to perform test and measurement tasks with Perl scripts.
☆10Updated last month
Alternatives and similar repositories for Lab-Measurement
Users that are interested in Lab-Measurement are comparing it to the libraries listed below
Sorting:
- Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)☆25Updated 6 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆20Updated last year
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- C++ library to create and read GDSII file☆22Updated 11 months ago
- Utilities for MyHDL☆19Updated last year
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- ☆20Updated 4 years ago
- This repository contains a simple model for representing netlist (electronics) in python☆9Updated 6 months ago
- Multi-threaded 32-bit embedded core family.☆24Updated 12 years ago
- GUI for SymbiYosys☆15Updated last year
- A GUI to help users visualize the structure of a verilog HDL project☆12Updated 9 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- ☆14Updated 8 years ago
- A Python package for high-performance processing and analysis of non-hierarchical VLSI designs☆12Updated last week
- Qucs-Help documentation☆11Updated 6 years ago
- IPython extension for rendering and displaying circuit diagrams using LaTeX/Circuitikz in an IPython notebook.☆19Updated 9 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Updated 3 months ago
- N-dimensional scans for ARTIQ☆24Updated last week
- A fresh Multichannel Analyser app for the Red Pitaya☆18Updated 11 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 9 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Updated 8 years ago
- The official repository of the local FPGA Development Kit.☆18Updated 6 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆10Updated 3 years ago