Alternatives and similar repositories for Lab-Measurement

Users that are interested in Lab-Measurement are comparing it to the libraries listed below

• diamantopoulos / memluv
  An HLS-synthesizable Dynamic Memory Manager for FPGAs
  ☆10Updated 3 years ago
• CospanDesign / verilog-visualizer
  A GUI to help users visualize the structure of a verilog HDL project
  ☆12Updated 9 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆20Updated 10 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆18Updated last year
• systemc / systemc-2.2.0
  This repository contains various patches to the OSCI systemc distribution to make it possible to compile the sources with latest GCC vers…
  ☆22Updated 13 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆38Updated 8 years ago
• denisgav / HDL_ANTLR4
  C# projects that use ANTLR4 library to analyse VHDL and Verilog code
  ☆10Updated 10 years ago
• lasalvavida / Zybo-Open-Source-Video-IP-Toolbox
  A few tools for doing video processing on the Zybo FPGA board using VHDL
  ☆11Updated 7 years ago
• balanx / vbpp
  Verilog PreProcessor.
  ☆10Updated 9 years ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 8 years ago
• varunnagpaal / Analog-Design-Modelling
  Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)
  ☆24Updated 6 years ago
• egk696 / VHDL_FSM_Visualizer
  A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file
  ☆15Updated 6 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• pbridd / lzrw1-compression-core
  This is the repository for a verilog implementation of a lzrw1 compression core
  ☆18Updated 7 years ago
• gtortone / libaxidma
  C++ library for AXI DMA with direct and scatter-gather support
  ☆10Updated 3 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆50Updated 8 years ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• x-epic / EpicFV
  ☆20Updated 4 years ago
• chiphackers / ModelNetlist
  This repository contains a simple model for representing netlist (electronics) in python
  ☆9Updated 5 months ago
• akukulanski / ADC_Sigma_Delta_VHDL
  Sigma-Delta Analog to Digital Converter in FPGA (VHDL)
  ☆16Updated 7 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• nist-ionstorage / digital-servo
  NIST digital servo: an FPGA based fast digital feedback controller
  ☆71Updated 7 years ago
• andrewattwood / fuserisc
  Dual RISC-V DISC with integrated eFPGA
  ☆16Updated 3 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆17Updated 4 years ago
• takeshineshiro / fpga_fibre_scan
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆26Updated 9 years ago
• aeste / aemb
  Multi-threaded 32-bit embedded core family.
  ☆24Updated 12 years ago
• freecores / embedded_risc
  Embedded 32-bit RISC uProcessor with SDRAM Controller
  ☆25Updated 3 years ago
• jrjohansson / ipython-circuitikz
  IPython extension for rendering and displaying circuit diagrams using LaTeX/Circuitikz in an IPython notebook.
  ☆18Updated 9 years ago
• mvsoliveira / PCBpy
  A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…
  ☆13Updated 4 years ago