Alternatives and similar repositories for ntua_compilers

Users that are interested in ntua_compilers are comparing it to the libraries listed below

• ichi4096 / vivado-on-silicon-mac
  Installs Vivado on M1/M2/M3 macs
  ☆514Updated last year
• aritramanna / 3-Wide-RISC-V-OOO-RV32-IM-Processor
  3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism
  ☆23Updated 5 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆667Updated this week
• rems-project / sail
  Sail architecture definition language
  ☆841Updated this week
• hgrosz / aes-dom
  DOM Protected Hardware Implementation of AES
  ☆26Updated 9 years ago
• jackodirks / AXI4_Master
  A VHDL implementation of an AXI4 Master
  ☆17Updated 8 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆117Updated this week
• cvc5 / ethos
  A Flexible and Efficient Proof Checker for SMT Solvers
  ☆27Updated this week
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆86Updated last week
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial wit…
  ☆354Updated 2 weeks ago
• ImperialCollegeLondon / sap-EE2-SS-LAB
  Lab Coursework Signals and Systems
  ☆14Updated 4 months ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆277Updated last year
• Guray00 / ComputerEngineeringPoliTO
  Materiale didattico per gli studenti di Computer Engineering presso il Politecnico di Torino (classe L-8 ed LM-32).
  ☆64Updated 8 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆101Updated this week
• useredsa / MBPlib
  ☆18Updated last year
• steveicarus / iverilog
  Icarus Verilog
  ☆3,318Updated this week
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆168Updated 5 years ago
• gabrycina / git-python-rewrite
  Git but is rewritten in python
  ☆26Updated last year
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆76Updated 2 years ago
• Smattr / rumur
  yet another model checker
  ☆20Updated 4 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆92Updated 3 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆488Updated this week
• spzbrnmrc / Tiny-Vedas
  A highly-configurable RISC-V Core
  ☆31Updated last month
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆623Updated 3 years ago
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆151Updated last month
• OxiDD / oxidd
  Concurrent decision diagram framework written in Rust
  ☆77Updated 2 months ago
• IonutZbir / University
  ☆17Updated this week
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• kisp-nus / anvil
  ☆22Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆178Updated 3 weeks ago