Alternatives and similar repositories for ntua_compilers

Users that are interested in ntua_compilers are comparing it to the libraries listed below

• aritramanna / 3-Wide-RISC-V-OOO-RV32-IM-Processor
  3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism
  ☆23Updated 5 months ago
• AlbertoParravicini / segretini-matplottini
  A collection of Matplotlib and Seaborn recipes and utilities collected over years of colorful plot-making
  ☆22Updated 2 years ago
• useredsa / MBPlib
  ☆18Updated last year
• RISCV-MYTH-WORKSHOP / RISC-V-CPU-Core-using-TL-Verilog
  risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom
  ☆15Updated 5 years ago
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,497Updated last year
• ramisheikh / cbp2025
  Championship Branch Prediction 2025
  ☆67Updated 8 months ago
• taraeicher / PerceptronBranchPredictor
  Perceptron-based branch predictor written in C++
  ☆12Updated 9 years ago
• johnwickerson / HSV
  ☆40Updated 2 months ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆161Updated this week
• mirjanastojilovic / RDS
  FPGA routing delay sensors for effective remote power analysis attacks
  ☆13Updated last year
• ahmeterturkmennn / -Discrete-Time-Signal-Processing-2nd-Edition-
  ☆35Updated 2 years ago
• ECASLab / cynq
  PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
  ☆28Updated last month
• riscv-software-src / riscv-tests
  ☆1,117Updated 2 weeks ago
• H2020-COSSIM / cMcPAT
  A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.
  ☆17Updated 3 years ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆92Updated 3 months ago
• schoeberl / cae-lab
  Lab Material for CAE
  ☆44Updated last month
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆221Updated 3 years ago
• siavashzk / BranchNet
  Source Code for training and evaluating BranchNet models for branch prediction
  ☆41Updated 5 years ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆222Updated 11 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆667Updated this week
• ichi4096 / vivado-on-silicon-mac
  Installs Vivado on M1/M2/M3 macs
  ☆514Updated last year
• ChampSim / ChampSim
  ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …
  ☆669Updated last week
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial wit…
  ☆354Updated 2 weeks ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆160Updated 5 years ago
• tum-ei-eda / etiss
  Extendable Translating Instruction Set Simulator
  ☆40Updated 2 weeks ago
• kcelebi / riscv-assembler
  RISC-V Assembly code assembler package for Python.
  ☆53Updated 2 years ago
• HewlettPackard / cacti
  An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
  ☆528Updated last year
• shirishbahirat / cpu
  risc-v single cycle implementation
  ☆20Updated 4 years ago
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆80Updated 4 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆766Updated 4 months ago