julianfl0w / openStreamHDL
VHDL Code for infrastructural blocks (designed for FPGA)
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for openStreamHDL
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- VHDL dependency analyzer☆22Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 4 years ago
- Generate symbols from HDL components/modules☆20Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- Atom Hardware IDE☆13Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- USB virtual model in C++ for Verilog☆28Updated last month
- Library of reusable VHDL components☆25Updated 8 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- VHDL plugin for RgGen☆11Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- GUI editor for hardware description designs☆27Updated last year
- A padring generator for ASICs☆22Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆29Updated this week
- Virtual development board for HDL design☆39Updated last year
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆11Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 8 months ago
- VHDL related news.☆24Updated this week
- ☆20Updated 2 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago