CTSRD-CHERI / quartus-installLinks
Install Intel FPGA 'Quartus Prime' software on remote servers
☆61Updated 11 months ago
Alternatives and similar repositories for quartus-install
Users that are interested in quartus-install are comparing it to the libraries listed below
Sorting:
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- ☆140Updated this week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Updated 5 years ago
- FuseSoC standard core library☆153Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated 2 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- A wishbone controlled scope for FPGA's☆87Updated 2 years ago
- VHDL library 4 FPGAs☆185Updated last week
- Verilog wishbone components☆124Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆84Updated 5 years ago
- Tools for running FPGA vendor toolchains with Docker☆78Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆88Updated this week
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- CoreScore☆172Updated 2 months ago
- open-source SDKs for the SCR1 core☆77Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- Spen's Official OpenOCD Mirror☆51Updated 11 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- Experimental flows using nextpnr for Xilinx devices☆253Updated last year
- Example LED blinking project for your FPGA dev board of choice☆190Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 10 months ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- Small footprint and configurable SATA core☆161Updated 3 weeks ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Wishbone interconnect utilities☆44Updated last month