Alternatives and similar repositories for signal-process-demo

Users that are interested in signal-process-demo are comparing it to the libraries listed below

• sfahmy / verilogtools

  View on GitHub
  Python tools for processing Verilog files
  ☆10Dec 7, 2011Updated 14 years ago
• ZipCPU / axidmacheck

  View on GitHub
  AXI DMA Check: A utility to measure DMA speeds in simulation
  ☆15Jan 22, 2025Updated last year
• andyye1999 / signalprocessingcode

  View on GitHub
  数字信号处理C语言程序集
  ☆13Apr 29, 2022Updated 3 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆16May 2, 2016Updated 9 years ago
• aignacio / ahb_lite_bus

  View on GitHub
  AHB Bus lite v3.0
  ☆17Aug 7, 2019Updated 6 years ago
• analogdevicesinc / testbenches

  View on GitHub
  Testbenches for HDL projects
  ☆22Updated this week
• dpretet / svlogger

  View on GitHub
  SystemVerilog Logger
  ☆19Sep 30, 2025Updated 4 months ago
• linbaiwpi / matlab_visionhdl

  View on GitHub
  MATLAB Vision HDL
  ☆16Jan 17, 2020Updated 6 years ago
• ultraembedded / core_mmc

  View on GitHub
  MMC (and derivative standards) host controller
  ☆25Sep 14, 2020Updated 5 years ago
• waviousllc / wav-slink-hw

  View on GitHub
  An Open Source Link Protocol and Controller
  ☆29Jul 26, 2021Updated 4 years ago
• freecores / axi_master

  View on GitHub
  Generic AXI master stub
  ☆19Jul 17, 2014Updated 11 years ago
• CESNET / ofm

  View on GitHub
  Open FPGA Modules
  ☆24Oct 8, 2024Updated last year
• JoseIuri / axi4lite2uart

  View on GitHub
  This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.
  ☆24Nov 7, 2018Updated 7 years ago
• peteut / migen-axi

  View on GitHub
  AXI support for Migen/MiSoC
  ☆28Jun 5, 2025Updated 8 months ago
• 2cc2ic / DMA-S2MM-and-MM2S

  View on GitHub
  Build an open source, extremely simple DMA.
  ☆23Feb 17, 2019Updated 7 years ago
• rdou / UVM-Verification-Testbench-For-SimpleBus

  View on GitHub
  ☆11May 31, 2016Updated 9 years ago
• NetTLP / adapter

  View on GitHub
  An FPGA-based NetTLP adapter
  ☆27Mar 10, 2020Updated 5 years ago
• lauchinyuan / FPGA_DDR3_Ctrl

  View on GitHub
  An AXI DDR3 SDRAM controller for FPGA
  ☆44Dec 30, 2023Updated 2 years ago
• TUM-LIS / lisnoc

  View on GitHub
  LIS Network-on-Chip Implementation
  ☆34Aug 29, 2016Updated 9 years ago
• designsolver / ahb2apb_bridge_vip

  View on GitHub
  AHB to APB Bridge VIP
  ☆31Mar 4, 2019Updated 6 years ago
• muzafferkal / axi-bfm

  View on GitHub
  AXI3 Bus Functional Models (Initiator & Target)
  ☆30Dec 26, 2022Updated 3 years ago
• j-core / gnss-baseband

  View on GitHub
  Baseband Receiver IP for GPS like DSSS signals
  ☆40May 19, 2020Updated 5 years ago
• ultraembedded / core_usb_bridge

  View on GitHub
  USB -> AXI Debug Bridge
  ☆42Jun 5, 2021Updated 4 years ago
• adki / cosim_bfm_library

  View on GitHub
  HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI
  ☆36Dec 24, 2024Updated last year
• Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF

  View on GitHub
  A project demonstrate how to config ad9361 to TX mode
  ☆11Dec 9, 2018Updated 7 years ago
• theSergeyGusev / simple10GbaseR

  View on GitHub
  FPGA Low latency 10GBASE-R PCS
  ☆12May 23, 2023Updated 2 years ago
• sunzhengyuan / auto_simulate

  View on GitHub
  Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation
  ☆12Aug 8, 2019Updated 6 years ago
• MicrochipTech / fpga-hls-libraries

  View on GitHub
  ☆13Jan 22, 2026Updated 3 weeks ago
• kimi-michael / Ring-NoC

  View on GitHub
  a scaleable ring topology network on chip (NoC) implemented in BSV
  ☆12Oct 14, 2014Updated 11 years ago
• MJoergen / Avalon

  View on GitHub
  Utilities for Avalon Memory Map
  ☆11Jul 11, 2024Updated last year
• DOUDIU / AXIS-AXI4-AXIS

  View on GitHub
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆12Jul 14, 2024Updated last year
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs

  View on GitHub
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆35Mar 6, 2018Updated 7 years ago
• Elphel / eddr3

  View on GitHub
  mirror of https://git.elphel.com/Elphel/eddr3
  ☆41Oct 16, 2017Updated 8 years ago
• zhangzek / Clock-Domain-Crossing-Design

  View on GitHub
  Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计
  ☆12Jan 3, 2020Updated 6 years ago
• FarisHijazi / LZ4-Decompressor-Verilog

  View on GitHub
  Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
  ☆17Feb 20, 2019Updated 6 years ago
• Akhil-Yada / Adaptive-Filter

  View on GitHub
  An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…
  ☆12Jan 3, 2019Updated 7 years ago
• NikhilRout / NTT-FPGA

  View on GitHub
  Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…
  ☆15Nov 18, 2025Updated 2 months ago
• mdhardenburgh / deltaSigmaADC

  View on GitHub
  ☆10Aug 15, 2019Updated 6 years ago
• RTSYork / unvme-zynq

  View on GitHub
  User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)
  ☆11Sep 26, 2018Updated 7 years ago