iChunyu / signal-process-demoLinks
数字信号处理学习记录
☆32Updated 3 years ago
Alternatives and similar repositories for signal-process-demo
Users that are interested in signal-process-demo are comparing it to the libraries listed below
Sorting:
- 声音信号的数字处理示例程序 For MATLAB☆34Updated 4 years ago
- 一种基于柔性可穿戴传感器的脉搏监测系统。 采用 STM32F402RCT6 微控制器,实现了可穿戴的脉搏监测硬件系统。采用 Qt 框架开发了一款具有脉搏信号预处理、脉搏频率特征分析、脉搏波形显示等功能的脉搏监测上位机软件系统。☆23Updated 2 years ago
- 数字信号处理学习资料☆65Updated 7 years ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆95Updated 8 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Updated 4 years ago
- MATLAB Vision HDL☆16Updated 6 years ago
- AES implementation in MATLAB☆12Updated 9 years ago
- LMS sound filtering by Verilog☆43Updated 5 years ago
- 2019年“TI”杯全国大学生电子设计竞赛H题,模拟电磁曲射炮,STM32程序及OpenMV程序☆21Updated 3 years ago
- ZYNQ-7000 based data transfer through TCP/IP protocol☆12Updated 2 years ago
- ECG signals acquired using a sensor has a lot of noise due to lung sounds and EMG. The noise due to lung sounds, EMG can be removed by us…☆13Updated 6 years ago
- My code repositry for common use.☆23Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆48Updated 9 years ago
- ☆11Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
- An AXI DDR3 SDRAM controller for FPGA☆44Updated 2 years ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆29Updated last year
- UESTC-雷达信号产生与处理的设计与验证☆19Updated 6 years ago
- FIR implemention with Verilog☆50Updated 6 years ago
- 利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。☆13Updated 11 months ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Updated 9 years ago
- 存放matlab编写的图像处理相关算法代码及算法原理☆27Updated 9 years ago
- 基于Verilog实现的全数字锁相环☆42Updated 4 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆13Updated 5 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Updated 4 years ago
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类,以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波,以确定信号的中心频带 2、构建分选数据集,对场景中雷达脉冲序列信号进行仿真,并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Updated 2 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆17Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆43Updated 6 years ago