An open-source microcontroller system based on RISC-V
☆11May 8, 2026Updated 5 months ago
Alternatives and similar repositories for pulpino-klessydra
Users that are interested in pulpino-klessydra are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 5 years ago
- qemu cortex-a9 vexpress-a9 arm☆26Jun 2, 2024Updated 2 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- XLSynth: Accelerated HW Synthesis☆19Updated this week
- awesome image and video denoising, state of the art networks☆10Aug 2, 2019Updated 7 years ago
- A Tomasulo & Scoreboarding Visual Simulator☆11Nov 19, 2023Updated 2 years ago
- ☆13Jan 14, 2021Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL☆19Jan 4, 2020Updated 6 years ago
- Interactive Theorem Proving course using HOL4☆14Mar 27, 2026Updated 7 months ago
- ☆22Jun 10, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- LVGL DEMOS STM32☆10Nov 15, 2022Updated 3 years ago
- ☆13Aug 20, 2021Updated 5 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs☆61Aug 9, 2026Updated 2 months ago
- CPU implementation of the Image stitching using FAST. For FPGA implementation visit tharaka27-SocStitcher.☆12Jun 19, 2020Updated 6 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Three.js Boilerplate☆12Oct 22, 2017Updated 9 years ago
- Ars Magica 2.5☆18Feb 13, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆33Feb 28, 2024Updated 2 years ago
- RDMA programming examples using Soft-RoCE☆14Aug 13, 2021Updated 5 years ago
- ☆19Jul 9, 2025Updated last year
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 6 years ago
- Learning how to make RISC-V 32bit CPU with Chisel☆71Sep 17, 2021Updated 5 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆17Feb 18, 2022Updated 4 years ago
- ☆21Nov 5, 2024Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Tensor library for machine learning☆21Nov 1, 2023Updated 3 years ago
- Strixfold: DeepSeek-V4.1-Flash on two AMD Strix Halo boxes over USB4. A HIP backend and Strix Halo kernels for TensorFold.☆38Updated this week
- RISCV full system support on gem5 related files live here☆17Jan 24, 2022Updated 4 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 5 years ago
- ☆23Jan 1, 2023Updated 3 years ago
- FPGA ringoscillator for random number generation☆12Dec 22, 2025Updated 10 months ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago