Computer Architecture: A Quantitative Approach in SystemVerilog / VHDL
☆35Nov 9, 2026Updated this week
Alternatives and similar repositories for computer_architecture_a_quantitative_approach
Users that are interested in computer_architecture_a_quantitative_approach are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆47Oct 25, 2026Updated 2 weeks ago
- Systemverilog and UVM exercises inspired by ziglings☆38Oct 26, 2026Updated 2 weeks ago
- See and review any Vivado / Zynq / PYNQ project: drill-down Vivado-style diagrams and clock-domain, constraint and overlay checks for AI …☆27Nov 1, 2026Updated last week
- ☆17Oct 27, 2026Updated last week
- ☆17Jun 25, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A TCP/IP implementation in pure OCaml☆20Updated this week
- RISC-V Edition, 5th Edition☆16Dec 1, 2024Updated last year
- Hardcaml Verification Tools☆20Updated this week
- ☆14Aug 2, 2025Updated last year
- Bindings to the `cuda` and `nvrtc` libraries with a unified interface☆26Sep 23, 2026Updated last month
- JPEG-LS lossless encoder for FPGA. Verified. ~440MHz at 12 bit-depth on UltraScale+☆16Updated this week
- AI hardware engineer☆13Updated this week
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Updated this week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆128Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Independent installer and update manager for the open-source ArtCraft creative applications.☆16Oct 12, 2026Updated 3 weeks ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- Additional resources for simulation and testing of OpenROM that are not included in the OpenRAM repo.☆12May 14, 2025Updated last year
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- CLI/API for Google Flights using Selenium☆10Feb 8, 2021Updated 5 years ago
- FPGA lab source archive · Verilog + Vivado · Arty S7-25 (Spartan-7)☆21Oct 16, 2026Updated 3 weeks ago
- ☆14Aug 17, 2026Updated 2 months ago
- A hardware verification framework in Rust, inspired by the UVM.☆14Oct 28, 2026Updated last week
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆14Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Oct 3, 2022Updated 4 years ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- A Spec-to-RTL subsystem framework of CirbuildSTG, and a direct implementation of Spec2RTL-agent framework proposed by Yu, Zhongzhi, et al…☆16Apr 7, 2026Updated 7 months ago
- A SystemVerilog toolchain / suite, encompassing a number of open source tools for working with SystemVerilog and UVM☆14Jul 28, 2026Updated 3 months ago
- ☆64Sep 4, 2026Updated 2 months ago
- Digital Timing Diagram GUI Editor☆85Oct 17, 2026Updated 3 weeks ago
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- ☆11Jun 3, 2025Updated last year
- Crow: build your second brain from the documents on your computer. Downloads for macOS, Windows and Linux.☆18Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AI-native IC design plugin with MCP-EDA — from natural-language intent to verified silicon.☆32Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆23Sep 23, 2025Updated last year
- HardCaml implementation of the OCaml ZINC Abstract Machine☆48Jan 5, 2020Updated 6 years ago
- SPI-Programmable 4-Lane int8 SIMT GPU ASIC with hardware branch divergence and custom 16-bit ISA on the SKY130 PDK, TTSKY26c Tiny Tapeout…☆29Sep 7, 2026Updated 2 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆37Jul 17, 2025Updated last year
- Open-Hardware implementation of the icsprout55-pdk☆19Oct 10, 2026Updated 3 weeks ago
Are these results useful?