64-bit RISC-V (RV64GC) core that boots Linux on an Arty A7 FPGA. Designed entirely by Claude Code: the specifications, RTL, verification and documents were all written by the AI.
☆168Oct 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for mmRISC-2
Users that are interested in mmRISC-2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL Implementation for a Standard GHCI-compliant GPU☆17Updated this week
- A simple GUI to tie together FPGA synthesis, place and route, timing analysis, layout vs schematic and bitstreams☆23Updated this week
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Oct 30, 2026Updated last week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Dec 9, 2025Updated 11 months ago
- ARCH hardware description language and compiler☆79Updated this week
- Open LiteX gateware and tools for the Sipeed SLogic16U3 USB3 logic analyzer.☆18Nov 2, 2026Updated last week
- ☆64Sep 4, 2026Updated 2 months ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- Tiny Tapeout Explorer is an interactive web-based visualization tool for exploring integrated circuit designs from the Tiny Tapeout commu…☆25Updated this week
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆138Updated this week
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- FPGA ringoscillator for random number generation☆12Dec 22, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆22Updated this week
- See and review any Vivado / Zynq / PYNQ project: drill-down Vivado-style diagrams and clock-domain, constraint and overlay checks for AI …☆27Nov 1, 2026Updated last week
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆22Feb 9, 2025Updated last year
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- Gati Accelerates Your CNN Algorithms!☆29Jun 12, 2026Updated 4 months ago
- ☆47Oct 25, 2026Updated 2 weeks ago
- Computer Architecture: A Quantitative Approach in SystemVerilog / VHDL☆35Updated this week
- Dependency-free C library for SD cards and SDIO on embedded and bare-metal systems.☆81Oct 28, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Oct 26, 2026Updated 2 weeks ago
- Run full applications in RAM on an STM32 ARM MCU☆12Sep 28, 2026Updated last month
- ☆13May 8, 2022Updated 4 years ago
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆26Updated this week
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- AI hardware engineer☆13Updated this week
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- This repository contains examples showing how to use the Arm CMSIS Debugger with Zephyr-based projects.☆17Sep 30, 2026Updated last month
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆93Oct 18, 2025Updated last year
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- Re-implemented UNIX-like kernel "zedBSD" and touch-oriented Wayland desktop "Keiland"☆49Updated this week
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Embedded Box, containerized development environments for embedded and FPGA designers☆21Jul 4, 2026Updated 4 months ago
- Free, open-source EDA platform for VHDL and Verilog. HDL editor, circuit canvas, RTL viewer, waveform viewer, and FPGA toolchain in one…☆180Aug 20, 2026Updated 2 months ago
Are these results useful?