Alternatives and similar repositories for temu:

Users that are interested in temu are comparing it to the libraries listed below

• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆155Updated 3 months ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆48Updated 5 months ago
• USTC-System-Courses / CECS-Lab
  ☆35Updated last year
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆78Updated last year
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆39Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆269Updated 3 months ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆116Updated 5 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆152Updated 6 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆152Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆130Updated last year
• NJU-ProjectN / fceux-am
  ☆94Updated 5 months ago
• MaZirui2001 / Zircon
  ☆25Updated 2 months ago
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆79Updated 9 months ago
• fluctlight001 / Generic-Cache-Module
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆25Updated last year
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆173Updated 3 years ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆55Updated 4 months ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆34Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 8 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆30Updated last week
• LoveLonelyTime / LLTRISC-V
  LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
  ☆17Updated last year
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆131Updated 9 months ago
• ftppz / ShanghaiTech-YSYX
  Unofficial guide for ysyx students applying to ShanghaiTech University
  ☆21Updated last month
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆139Updated last week
• OSCPU / ysyx-workbench
  ☆144Updated 7 months ago
• OSCPU / yosys-sta
  ☆62Updated last week
• jiegec / blog-source
  The source of my blog.
  ☆20Updated this week
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆21Updated 8 months ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 8 months ago
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆123Updated 4 years ago