gtxzsxxk / temuLinks
可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals are emulated. Support running mainline Linux.
☆91Updated 8 months ago
Alternatives and similar repositories for temu
Users that are interested in temu are comparing it to the libraries listed below
Sorting:
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆116Updated 7 months ago
- An exquisite superscalar RV32GC processor.☆159Updated 5 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 10 months ago
- Official website for Jiachen Project (甲辰计划).☆55Updated 6 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆27Updated last year
- ☆35Updated last year
- ☆26Updated 5 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- ☆175Updated last year
- ☆17Updated 11 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- The source of my blog.☆32Updated this week
- ☆11Updated 2 months ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆41Updated this week
- Yet another toy CPU.☆91Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago
- ☆151Updated 2 weeks ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- NJU Virtual Board☆281Updated last week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆25Updated 10 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆80Updated 11 months ago
- ☆66Updated 10 months ago
- PLCT工具箱☆31Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year