gtxzsxxk / temu
可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals are emulated. Support running mainline Linux.
☆76Updated last month
Related projects ⓘ
Alternatives and complementary repositories for temu
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆26Updated this week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆43Updated 3 weeks ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆69Updated last year
- An exquisite superscalar RV32GC processor.☆143Updated 6 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆16Updated 4 months ago
- Official website for Jiachen Project (甲辰计划).☆48Updated 8 months ago
- ☆11Updated 5 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆107Updated 3 weeks ago
- Yet another toy CPU.☆85Updated 11 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆55Updated 2 years ago
- The decoder library for jemu execution and web documentation☆55Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 8 months ago
- ☆102Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆162Updated 3 years ago
- ☆43Updated 4 months ago
- ☆20Updated last month
- NJU Virtual Board☆236Updated 3 months ago
- CQU Dual Issue Machine☆34Updated 5 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆35Updated 2 years ago
- Port XV6 to K210 board!☆131Updated 3 years ago
- ☆32Updated last year
- ☆31Updated last year
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Updated 7 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆14Updated 3 months ago
- 一生一芯的信息发布和内容网站☆123Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆22Updated 8 months ago
- Pick your favorite language to verify your chip.☆31Updated this week