freecores / usb11_phy_translation
USB 1.1 PHY (VHDL)
☆8Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for usb11_phy_translation
- PS2 interface☆17Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- iDEA FPGA Soft Processor☆14Updated 8 years ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- Verilog Repository for GIT☆29Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆15Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- ☆11Updated 2 weeks ago
- USB 1.1 Host and Function IP core☆19Updated 10 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Updated last year
- WISHBONE Builder☆13Updated 8 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- A vhdl package for reading and writing bitmap files.☆11Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated last year
- Portable HyperRAM controller☆48Updated 2 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- SGMII☆10Updated 10 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14Updated 5 years ago
- ☆20Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 3 weeks ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- ☆13Updated 4 years ago