freecores / usb11_phy_translationLinks
USB 1.1 PHY (VHDL)
☆9Updated 11 years ago
Alternatives and similar repositories for usb11_phy_translation
Users that are interested in usb11_phy_translation are comparing it to the libraries listed below
Sorting:
- PS2 interface☆19Updated 7 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Updated 4 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- simple hyperram controller☆11Updated 6 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- ☆17Updated 9 months ago
- WISHBONE Builder☆14Updated 8 years ago
- A vhdl package for reading and writing bitmap files.☆11Updated 7 years ago
- Source code to accompany https://timetoexplore.net☆63Updated 4 years ago
- iDEA FPGA Soft Processor☆16Updated 9 years ago
- A collection of SPI related cores☆17Updated 8 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- JTAG Test Access Port (TAP)☆34Updated 11 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 4 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- Yosys Plugins☆21Updated 6 years ago
- 1G eth UDP / IP Stack☆9Updated 11 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- PCI bridge☆18Updated 11 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago