VHDL description of 6502 processor with FPGA synthesis support.
☆35Jan 26, 2016Updated 10 years ago
Alternatives and similar repositories for 6502
Users that are interested in 6502 are comparing it to the libraries listed below
Sorting:
- FPU Double VHDL☆12Jul 17, 2014Updated 11 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 11 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Cross platform, open source IC layout editor☆16Oct 26, 2025Updated 4 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Experimental pipelined 4502 CPU design☆21Nov 29, 2017Updated 8 years ago
- Acorn BBC Micro on an Altera DE1 FPGA board☆25Jan 13, 2016Updated 10 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- MOS6581 SID chip emulator in SystemVerilog☆30Sep 17, 2017Updated 8 years ago
- Cycle accurate FPGA implementation of various 6502 CPU variants☆28May 7, 2022Updated 3 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- ☆33Jul 9, 2022Updated 3 years ago
- Simulator of pic32 microcontroller, based on OVPsim☆16Jan 17, 2015Updated 11 years ago
- Open Management Plane Software☆11Oct 17, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Code for the 6502 microprocessor, mostly for the Replica 1 computer.☆335Dec 7, 2025Updated 3 months ago
- PC based on 65816☆16Jul 9, 2022Updated 3 years ago
- STM8 port of GNU binutils with link-time unused code elimination☆13Jun 22, 2023Updated 2 years ago
- Simple time interval counter.☆12Nov 24, 2021Updated 4 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆13Aug 7, 2025Updated 7 months ago
- core shell functions building blocks for advanced AI pipelines☆15May 2, 2023Updated 2 years ago
- A low-cost remote vital signs monitor for home patients☆12Feb 19, 2026Updated 2 weeks ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 8 years ago
- An 8-bit soft processor in VHDL☆13Apr 21, 2017Updated 8 years ago
- ☆20May 8, 2012Updated 13 years ago
- Example code for Cytron Raspberry Pi 10A Motor Driver Duo Hat☆12Feb 22, 2023Updated 3 years ago
- Minimig☆12Feb 15, 2016Updated 10 years ago
- ☆11Nov 18, 2021Updated 4 years ago
- Verilog clone of YM2149☆43Feb 1, 2025Updated last year
- A minified replica of the Apple 1☆42Jun 25, 2024Updated last year
- STM8S headers patched for SDCC☆10Nov 16, 2019Updated 6 years ago
- Revamp / enhancements of the FPGA part of the Firebee project☆12Apr 26, 2014Updated 11 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 6 years ago
- A port of the gcc compiler suite to the Motorola 6809 processor☆13May 17, 2017Updated 8 years ago