Basic Verilog modules
☆13Jul 8, 2021Updated 4 years ago
Alternatives and similar repositories for verilog-basics
Users that are interested in verilog-basics are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The CYC1000 is the next generation of Arrow’s FPGA IoT/Maker boards based on the latest Intel FPGA family Cyclone 10 LP.☆10Jan 27, 2022Updated 4 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- ☆13Nov 13, 2022Updated 3 years ago
- Designs for the Olimex iCE40HX1K-EVB board☆14Aug 14, 2017Updated 8 years ago
- Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.☆32Apr 23, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- Qt5 library for the Telegram Bot API (https://core.telegram.org/bots/api)☆18Feb 10, 2018Updated 8 years ago
- ☆34Jul 9, 2025Updated 11 months ago
- Package for dynamic programming☆13Jun 23, 2020Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆12Jul 17, 2016Updated 9 years ago
- TimeWriter implements io.Writer to roll daily and comporess log file time☆10Dec 8, 2021Updated 4 years ago
- ☆13Aug 17, 2021Updated 4 years ago
- 🛀 A memory pool implemented by C.☆17Apr 22, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- A handy wrapper for working with the standard mongo-go-driver☆18Oct 13, 2022Updated 3 years ago
- Android application for logging Wifi signal strength by location☆33Mar 31, 2015Updated 11 years ago
- Amiga Blitz Basic demos☆41Oct 31, 2021Updated 4 years ago
- Decrypts RSDF, CFF and DLC files using a web service☆15Nov 20, 2018Updated 7 years ago
- ☆15Jul 28, 2016Updated 9 years ago
- SM4的优化实现，比官网上的实现快5-6倍☆13May 29, 2019Updated 7 years ago
- Custom NERDTreeIgnore settings per project.☆11May 17, 2015Updated 11 years ago
- ☆16Apr 28, 2015Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Intel Quartus Prime Synthesis Engine for Docker☆57Feb 19, 2024Updated 2 years ago
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 5 years ago
- ☆18Aug 7, 2023Updated 2 years ago
- ☆12Jul 4, 2023Updated 2 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- General Public Not Unnecessary Death Declaration☆16Apr 26, 2016Updated 10 years ago
- Export Telegram stickers to WhatsApp on iOS/Android☆23Feb 7, 2024Updated 2 years ago
- ☆11Jun 7, 2018Updated 8 years ago
- Coverview☆32Jun 3, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆78Jun 8, 2026Updated last week
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- Fusesoc compatible rtl cores☆18Nov 23, 2022Updated 3 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- JSON C/C++ Library for IoT Communication☆25Feb 23, 2026Updated 3 months ago
- 2-channel microcontroller servo with EEM and Ethernet based on STM32 CPU☆23Jun 22, 2023Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago