eneriz-daniel / MIBCI-QCNNs
This repo contains the source code of the project "FPGA implementation of BCIs using QCNNs" submitted to the Xilinx Open Hardware Design Competition 2021.
☆13Updated 3 years ago
Alternatives and similar repositories for MIBCI-QCNNs:
Users that are interested in MIBCI-QCNNs are comparing it to the libraries listed below
- PyTorch and Loihi implementation of the Spiking Neural Network for decoding EEG on Neuromorphic Hardware☆36Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- UCSD CSE 237D Spring '20 Course Project☆15Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- ☆12Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 5 years ago
- FPGA Design of a Spiking Neural Network.☆35Updated 9 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- ☆87Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- ☆24Updated 2 years ago
- This is the code for the paper Signals to Spikes for Neuromorphic Regulated Reservoir Computing and EMG Hand Gesture Recognition☆10Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆54Updated 3 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Updated 2 years ago
- IEEE Transactions on Biomedical Circuits and Systems: Memristive Seizure Detection and Prediction by Parallel Convolutional Neural Networ…☆16Updated 2 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆42Updated 11 months ago
- ☆44Updated last year
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆54Updated last year
- An FPGA design for simulating biological neurons☆13Updated 7 months ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year
- ☆16Updated 2 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆15Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- source codes for EEGWaveNet: Multi-Scale CNN-Based Spatiotemporal Feature Extraction for EEG Seizure Detection (IEEE Transactions on Indu…☆49Updated 2 years ago
- ☆35Updated 2 years ago
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆27Updated last year
- ☆17Updated 3 years ago