Alternatives and similar repositories for DeepFrame:

Users that are interested in DeepFrame are comparing it to the libraries listed below

• hanhwi / SimPoint
  ☆12Updated 2 years ago
• efeslab / moesi-prime
  ☆15Updated 2 years ago
• agile-hw / labs
  Lab assignments for the Agile Hardware Design course
  ☆14Updated last year
• liang-aquarius / ca_model
  A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…
  ☆13Updated 5 years ago
• RISMicroDevices / CHIron
  Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
  ☆18Updated last week
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 5 years ago
• Multi2Sim / m2s-bench-amdsdk-2.5-src
  AMD Software Development Kit 2.5 Sources
  ☆9Updated 9 years ago
• joey1115 / Alpha64_R10000_Superscalar_Processor
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆12Updated 5 years ago
• jiegec / apple-pmu
  Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
  ☆11Updated 3 months ago
• nus-comparch / looppoint
  Sampled simulation of multi-threaded applications using LoopPoint methodology
  ☆16Updated 11 months ago
• yousei-github / ChampSim-Ramulator
  A simulator integrates ChampSim and Ramulator.
  ☆15Updated 10 months ago
• CoffeeBeforeArch / cache_simulator
  A simple trace-based cache simulator
  ☆12Updated 2 months ago
• aakahlow / gem5Valid_Haswell
  ☆18Updated 5 years ago
• ychen306 / vegen
  ☆28Updated 2 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated last month
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆37Updated 3 years ago
• lizhirui / fpga-high-speed-stream-protocol
  This stream transmission protocol is used for data transmission between some fpgas.
  ☆9Updated 3 years ago
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆29Updated 10 months ago
• jhoecmu / ooo-beta
  ☆10Updated 2 years ago
• RPTU-EIS / RISCV-Core
  5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany
  ☆11Updated 8 months ago
• kyaso / py-v
  A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.
  ☆12Updated 3 months ago
• euphoric-hardware / rtl-simulation-reading
  ☆13Updated last week
• epfl-vlsc / parendi
  Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
  ☆19Updated 11 months ago
• cyyself / m1-pmu-gen
  Generate Linux Perf event tables for Apple Silicon
  ☆12Updated 5 months ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated last year
• wzh99 / relay-mlir
  An MLIR-based toy DL compiler for TVM Relay.
  ☆58Updated 2 years ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 11 months ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 5 years ago
• shili2017 / RISC-V-All-Aboard-zh-cn
  Sifive All Aboard 系列文章翻译
  ☆10Updated 3 years ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆16Updated 3 weeks ago