☆14Nov 7, 2021Updated 5 years ago
Alternatives and similar repositories for Lenet-5_Accelerator
Users that are interested in Lenet-5_Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- "Low power" digital standard cells for SKY130 provided by SkyWater.☆11Apr 23, 2021Updated 5 years ago
- SystemVerilog、Verilog、UVM☆17Jun 23, 2020Updated 6 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- ☆11Feb 7, 2023Updated 3 years ago
- Trying to fine tune the configurations of the convolutional layers of a deep learning architecture☆10Nov 11, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- This is simply a binary neural network implemented on FPGA. The one and only functionality of this crap is to recognize handwritten digit…☆12Apr 20, 2021Updated 5 years ago
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- This is a simple implementation of an Arbiter PUF made for an FPGA Artix-7. Project part of the course Embedded Systems, part of the Elec…☆12Mar 17, 2023Updated 3 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 7 years ago
- In this VLSI design course, we explored topics such as HLS programming, combination circuits, sequential circuits, and a capstone project…☆13Jul 23, 2024Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆157Jul 22, 2025Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This work home of the PO-233 discipline at ITA shows how to use a machine learning for digital modulation classification.☆11Jun 30, 2020Updated 6 years ago
- ☆20Mar 25, 2026Updated 7 months ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 7 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- Submission template for Tiny Tapeout 04☆17Jun 15, 2024Updated 2 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 3 months ago
- ☆14Sep 29, 2024Updated 2 years ago
- Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%.☆13May 4, 2022Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆28Oct 27, 2026Updated 2 weeks ago
- Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream☆28Aug 2, 2026Updated 3 months ago
- German Traffic Sign Recognition Benchmark (GTSRB) AlexNet pycaffe model. http://benchmark.ini.rub.de/☆15Oct 21, 2019Updated 7 years ago
- ☆12Aug 1, 2020Updated 6 years ago
- 👁 Vision : Model 4: GoogLeNet : Image Classification☆20Feb 13, 2018Updated 8 years ago
- MATHEMATICAL ENGINEERING OF DEEP LEARNING - PART ONE FOUNDATIONS☆19Apr 20, 2023Updated 3 years ago
- A simple script to plot the Roofline model for given HW platforms and applications☆10Mar 17, 2026Updated 7 months ago
- C++ implementation of inference of mobilenet☆17May 1, 2020Updated 6 years ago
- MobileNet-v1 tensorflow lite inference code written in c++☆13Feb 13, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆22Oct 20, 2025Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆31May 20, 2019Updated 7 years ago
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆26Oct 20, 2021Updated 5 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆29Sep 15, 2026Updated last month
- Algorithm in Python 2.7 for amplitude, frequency, bandwidth and modulation identification of a signal☆17Jul 6, 2023Updated 3 years ago
- A implement of Chinese SHA(SM3) on FPGA from SHU ACTION team☆10Oct 9, 2019Updated 7 years ago
Are these results useful?