Alternatives and similar repositories for cad4u:

Users that are interested in cad4u are comparing it to the libraries listed below

• racerxdl / riskow
  Learning how to make a RISC-V
  ☆135Updated 3 years ago
• LucasBraganca / ModeloLatexTeseUFV
  ☆10Updated 10 months ago
• stevehoover / makerchip_examples
  ☆17Updated 2 weeks ago
• laurentc2 / Verilog2Spice
  Simple strutured VERILOG netlist to SPICE netlist translator
  ☆22Updated 2 years ago
• riscv-admin / integrated-matrix-extension
  Administrative repository for the Integrated Matrix Extension Task Group
  ☆15Updated 4 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆63Updated this week
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆58Updated 2 months ago
• simoesusp / Processador-ICMC
  Development of a complete environment to teach and learn computer architecture, VHDL processor design and Assembly language
  ☆73Updated 8 months ago
• ARC-Lab-UF / intel-training-modules
  ☆40Updated last year
• RISCV-MYTH-WORKSHOP / RISC-V-CPU-Core-using-TL-Verilog
  risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom
  ☆13Updated 4 years ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆71Updated last year
• bmurmann / EE628
  EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)
  ☆146Updated 2 months ago
• pnnl / OpenCGRA
  OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
  ☆140Updated last year
• google / sky90fd-pdk
  ☆109Updated last year
• nickson-jose / openlane_build_script
  This script builds openlane and all its dependencies on an Ubuntu (only) System.
  ☆21Updated 2 years ago
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆73Updated 11 months ago
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆245Updated 9 months ago
• Learning-Chips-Lab / OpenEye
  The Open Source Hardware Accelerator for Efficient Neural Network Inference
  ☆43Updated 3 weeks ago
• nour176yj / FIR-LPF-Digital-Design-
  A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ
  ☆13Updated 2 years ago
• arthurmteodoro / install-quartus-linux
  Tutorial de instalação do Quartus Prime no Linux
  ☆37Updated 5 years ago
• iammituraj / pqr5asm
  PQR5ASM is a RISC-V Assembler compliant with RV32I
  ☆14Updated 3 months ago
• martonbognar / vcdvis
  VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.
  ☆25Updated 6 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆177Updated this week
• ncsu-eda / FreePDK3
  ☆132Updated 3 years ago
• AngeloJacobo / OpenLANE-Sky130-Physical-Design-Workshop
  Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
  ☆54Updated 2 years ago
• andremarinho17 / data_projects
  Repositório de Análise de Dados e Data Science
  ☆13Updated 2 months ago
• tancheng / CGRA-Flow
  CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
  ☆118Updated 2 weeks ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆198Updated 3 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆309Updated last year
• The-OpenROAD-Project / asap7
  ☆124Updated 7 months ago