Alternatives and similar repositories for eth-summaries:

Users that are interested in eth-summaries are comparing it to the libraries listed below

• OpenCoreCH / ethz_cs_summaries
  Summaries / Cheat Sheets created at ETH Zurich BsC Computer Science & MsC Data Science
  ☆145Updated 3 years ago
• a-ellison / cx-enable-vim
  Browser extension to enable vim mode in the embedded IDE used in Code Expert.
  ☆14Updated last year
• ymerkli / eth-summaries
  Summaries and study materials I've written over the course of my studies at ETH Zurich
  ☆86Updated 3 years ago
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆58Updated 2 years ago
• lucidBrot / algolab-tutorial
  How to use boost, CGAL, and ideas for solving the Algolab lecture exercises
  ☆18Updated last year
• soelmicheletti / eth-summaries
  Summary of selected courses at ETH Zurich
  ☆23Updated last year
• JM4ier / parsley
  EBNF parsing toolset
  ☆10Updated last year
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆31Updated 5 years ago
• GeorgOhneH / ethz-document-fetcher
  Fetches files from ethz websites
  ☆18Updated 5 months ago
• stineje / ecen4243S24
  Spring 2023 ecen4243 Computer Architecture Lab Material
  ☆5Updated 5 months ago
• EvilBabyDemon / CourseReviewETH
  Code for forum to review courses at ETH
  ☆17Updated last month
• vinayrayapati / rv32i
  Implementation of RISC-V RV32I
  ☆17Updated 2 years ago
• famoser / eth-summaries
  summaries of courses taken at ETH
  ☆26Updated 3 years ago
• AdilKoken / RISC-V-Assembly-Introductory-Exercises
  collection of exercises designed to introduce students to the fundamental concepts of computer architecture using the RISC-V instruction …
  ☆21Updated 9 months ago
• gabrieljcs / ann-vhdl
  A HARDWARE IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS FOR INFERENCE
  ☆30Updated 4 years ago
• TinyTapeout / tt06-verilog-template
  Submission template for Tiny Tapeout 6 - Verilog HDL Projects
  ☆32Updated 9 months ago
• harshithsn / Universal-Shift-Register
  This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…
  ☆11Updated 2 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆176Updated 3 years ago
• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆35Updated 6 years ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆88Updated 4 years ago
• fayizferosh / soc-design-and-planning-nasscom-vsd
  2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…
  ☆14Updated 10 months ago
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆93Updated 4 years ago
• jmoles / keccak-verilog
  A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.
  ☆9Updated 3 years ago
• yathAg / openroad_vsd_7nmContest
  ☆13Updated last year
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆123Updated this week
• rib4n / LineareAlgebra
  Lernmaterialien LA I/II
  ☆32Updated 7 years ago
• Alenkruth / Coursera-HDL-for-FPGAs
  Solutions to the Assignments
  ☆6Updated 4 years ago
• michaelehab / AES-Verilog
  Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL
  ☆89Updated 2 years ago
• rajdeep66 / edaBundle_whyRD
  opensource EDA tool flor VLSI design
  ☆31Updated last year
• jaywonchung / Verilog-Harvard-CPU
  Verilog implementation of various types of CPUs
  ☆42Updated 5 years ago