dcamenisch / eth-summariesLinks
This repo contains the source code for the summaries I wrote during my studies at ETH Zürich.
☆9Updated 2 years ago
Alternatives and similar repositories for eth-summaries
Users that are interested in eth-summaries are comparing it to the libraries listed below
Sorting:
- Small-scale Tensor Processing Unit built on an FPGA☆195Updated 6 years ago
- ☆42Updated 2 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆25Updated 3 years ago
- Browser extension to enable vim mode in the embedded IDE used in Code Expert.☆14Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- ☆179Updated 5 months ago
- A dependency management tool for hardware projects.☆314Updated 2 weeks ago
- RISC-V cryptography extensions standardisation work.☆394Updated last year
- Network on Chip Simulator☆285Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆720Updated 3 months ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆378Updated 4 months ago
- FPGA Design of a Neural Network for Color Detection☆77Updated 6 months ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- VeeR EL2 Core☆293Updated this week
- RISC-V fast interrupt controller☆26Updated last month
- ASIC implementation flow infrastructure☆62Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆205Updated last week
- Installs Vivado on M1/M2/M3 macs☆454Updated 10 months ago
- Fabric generator and CAD tools.☆193Updated this week
- C API drivers for PYNQ FPGA board☆40Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated this week
- A simple RISC V core for teaching☆193Updated 3 years ago
- 100 Days of RTL☆386Updated 11 months ago
- ☆13Updated 10 months ago
- Verilog HDL files☆147Updated last year
- Verilog Configurable Cache☆180Updated 8 months ago
- synthesiseable ieee 754 floating point library in verilog☆664Updated 2 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆60Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆575Updated last week
- It's a core. Made on Twitch.☆261Updated 3 years ago