Alternatives and similar repositories for eth-summaries

Users that are interested in eth-summaries are comparing it to the libraries listed below

• OpenCoreCH / ethz_cs_summaries
  Summaries / Cheat Sheets created at ETH Zurich BsC Computer Science & MsC Data Science
  ☆150Updated 3 years ago
• ymerkli / eth-summaries
  Summaries and study materials I've written over the course of my studies at ETH Zurich
  ☆89Updated 3 years ago
• soelmicheletti / eth-summaries
  Summary of selected courses at ETH Zurich
  ☆28Updated last year
• a-ellison / cx-enable-vim
  Browser extension to enable vim mode in the embedded IDE used in Code Expert.
  ☆14Updated 2 years ago
• GeorgOhneH / ethz-document-fetcher
  Fetches files from ethz websites
  ☆18Updated 9 months ago
• EvilBabyDemon / CourseReviewETH
  Code for forum to review courses at ETH
  ☆19Updated last month
• lucidBrot / algolab-tutorial
  How to use boost, CGAL, and ideas for solving the Algolab lecture exercises
  ☆18Updated last year
• riscv-software-src / riscv-tests
  ☆1,024Updated 2 weeks ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆224Updated 5 months ago
• nicdard / compiler-design-eth-tests
  Shared tests for the compiler design projects HS21.
  ☆16Updated 3 years ago
• Adrofier / HDLBits-Verilog-Solutions
  Solutions to HDLBits Verilog Problem Set
  ☆25Updated this week
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆69Updated 3 months ago
• y-C-x / HDLBits_Solution
  My solution to the problem set on HDLBits.
  ☆25Updated 4 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆391Updated this week
• maze1377 / pipeline-mips-verilog
  A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
  ☆49Updated 4 months ago
• ichi4096 / vivado-on-silicon-mac
  Installs Vivado on M1/M2/M3 macs
  ☆440Updated 8 months ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆972Updated 2 months ago
• famoser / Mensa
  eth & uzh mensas in zurich
  ☆30Updated last month
• akilm / FPU-IEEE-754
  Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…
  ☆56Updated 10 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆772Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,481Updated 3 years ago
• RumbleDB / bigdata-exercises
  Exercises for the Big Data lecture at ETH Zurich (Fall 2021)
  ☆140Updated 3 weeks ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆268Updated this week
• chipsalliance / silicon-notebooks
  ☆168Updated last year
• hubbsvtgc / LearnRISC-V
  Learn RISC-V
  ☆20Updated 6 months ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core and use it on FPGA.
  ☆166Updated this week
• riscv / sail-riscv
  Sail RISC-V model
  ☆561Updated last week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆77Updated 9 months ago
• clemenkok / IAC0
  The Missing Gaps
  ☆9Updated last year
• EvilBabyDemon / VVZ_extension
  Browser extension for VVZ (ETHZ)
  ☆10Updated last month