Alternatives and similar repositories for eth-summaries

Users that are interested in eth-summaries are comparing it to the libraries listed below

• GeorgOhneH / ethz-document-fetcher
  Fetches files from ethz websites
  ☆18Updated 10 months ago
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆38Updated 6 years ago
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆70Updated 4 months ago
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆396Updated 4 months ago
• a-ellison / cx-enable-vim
  Browser extension to enable vim mode in the embedded IDE used in Code Expert.
  ☆14Updated 2 years ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆235Updated 11 months ago
• antonson-j1 / SHA256-Accelerator-Hardware
  This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…
  ☆25Updated 3 years ago
• martinKindall / risc-v-single-cycle
  A Single Cycle Risc-V 32 bit CPU
  ☆48Updated 2 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆719Updated last month
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,088Updated 4 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆192Updated 3 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆399Updated this week
• n-kremeris / verilator_basics
  ☆66Updated 2 years ago
• vinayrayapati / rv32i
  Implementation of RISC-V RV32I
  ☆19Updated 2 years ago
• pnvamshi / Hardware-Implementation-of-AES-Verilog
  Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog
  ☆39Updated 8 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆102Updated 2 months ago
• cameronshinn / tiny-tpu
  Small-scale Tensor Processing Unit built on an FPGA
  ☆192Updated 5 years ago
• Adrofier / HDLBits-Verilog-Solutions
  Solutions to HDLBits Verilog Problem Set
  ☆24Updated 3 weeks ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆712Updated 2 months ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆598Updated 8 months ago
• FPGADude / Digital-Design
  Verilog HDL files
  ☆146Updated last year
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,049Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆440Updated last month
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆392Updated last year
• D-curs-D / Inverter-design-and-analysis-using-sky130pdk
  Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
  ☆111Updated 3 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆776Updated last week
• Samaksh36 / Cadence_VLSI-Design-Flow
  RTL to GDS via Cadence Tools
  ☆12Updated 3 years ago
• RISCV-MYTH-WORKSHOP / RISC-V-CPU-Core-using-TL-Verilog
  risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom
  ☆13Updated 4 years ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆289Updated last year
• EkthaReddy / RISC-V-Single-Cycle-Processor
  In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…
  ☆11Updated 10 months ago