☆21Nov 20, 2025Updated 4 months ago
Alternatives and similar repositories for open-amp
Users that are interested in open-amp are comparing it to the libraries listed below
Sorting:
- an abstraction layer across user-space Linux, baremetal, and RTOS environments☆25Nov 20, 2025Updated 4 months ago
- ☆22Mar 10, 2026Updated last week
- ARM Trusted Firmware☆34Nov 20, 2025Updated 4 months ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆67Nov 20, 2025Updated 4 months ago
- iOS app for stand-alone Bluetooth low energy modules from u-blox.☆21Dec 1, 2020Updated 5 years ago
- Yocto/OE meta layer to add OpenAMP support to your BSP or distro☆51Aug 14, 2024Updated last year
- Processor-FPGA transfer rate measurements in CycloneV-SoC☆15Nov 23, 2018Updated 7 years ago
- The official Linux kernel from Xilinx☆1,533Feb 26, 2026Updated 3 weeks ago
- ☆11Feb 19, 2024Updated 2 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆532Jan 12, 2023Updated 3 years ago
- Repo Manifests for the Yocto Project Build System☆42Jan 20, 2026Updated 2 months ago
- Xen☆25Nov 20, 2025Updated 4 months ago
- A DPDK repo with Corundum driver☆35Aug 1, 2022Updated 3 years ago
- openstartracker-based Linux software running on the OreSat star tracker hardware.☆21Updated this week
- The official Xilinx u-boot repository☆675Feb 4, 2026Updated last month
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- Firmware for cypress cyusb3014 chip for Amungo's nut4nt boards with NTLab NT1065 four-channel multiband☆11Aug 18, 2022Updated 3 years ago
- Projects for building MIL-STD-1553 communications devices☆30Aug 7, 2024Updated last year
- Yocto/OE metadata for the external sourcery g++ toolchain☆27Dec 12, 2023Updated 2 years ago
- CANoolder: CAN to 3.3V logic level interface. Dumb. Cheap. Simple. Pick 3.☆15Feb 14, 2018Updated 8 years ago
- Write a simple file system from zero.☆12Apr 14, 2024Updated last year
- ☆12May 3, 2017Updated 8 years ago
- ☆19Nov 26, 2025Updated 3 months ago
- MegaRAC Open Redfish Framework☆15May 7, 2018Updated 7 years ago
- OpenEmbedded/Yocto layer for topic products. Contains BSP for Miami boards and Florida carriers.☆16Mar 10, 2026Updated last week
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆109Aug 2, 2021Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆35Jul 25, 2016Updated 9 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- Android weather radio app using rtl_sdr support hardware☆10May 2, 2025Updated 10 months ago
- ☆15Aug 13, 2014Updated 11 years ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- The Core Flight System (cFS) Sample Library (sample_lib)☆12Jan 26, 2026Updated last month
- Xilinx ZynqMP AXI-ACP Adapter☆20Mar 9, 2026Updated last week
- ☆12Aug 20, 2022Updated 3 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- This is the code for the fault injection tutorial I wrote. Read the README for more information.☆13Feb 27, 2014Updated 12 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month