MATCHA-MIT / SHD-StarterCodeLinks
Student Starter Code for Secure Hardware Design at MIT
☆80Updated last year
Alternatives and similar repositories for SHD-StarterCode
Users that are interested in SHD-StarterCode are comparing it to the libraries listed below
Sorting:
- TikTag: Breaking ARM's Memory Tagging Extension with Speculative Execution (IEEE S&P 2025)☆82Updated 10 months ago
- Revizor - a fuzzer to search for microarchitectural leaks in CPUs☆163Updated 3 weeks ago
- Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…☆35Updated last year
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆56Updated last week
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆63Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆27Updated 3 months ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆37Updated 3 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆135Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 7 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆60Updated 4 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- Microarchitectural exploitation and other hardware attacks.☆96Updated last year
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆63Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- ☆16Updated 3 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆27Updated 6 months ago
- HW interface for memory caches☆28Updated 5 years ago
- Defeating Pointer Authentication on the Apple M1 with Hardware Attacks☆44Updated 3 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels☆75Updated 2 years ago
- Tool for testing and finding minimal eviction sets☆105Updated 4 years ago
- Proof-of-concept for the GhostWrite CPU bug.☆114Updated last year
- Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.☆39Updated last year
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- ☆27Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 6 months ago
- Breaking Confidential VMs with Malicious Interrupts (USENIX Security 2024)☆33Updated last year
- Spectre based on Linear Address Masking☆68Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆45Updated 4 years ago
- ☆67Updated last month