glarer / UserspaceBypassLinks
☆58Updated last year
Alternatives and similar repositories for UserspaceBypass
Users that are interested in UserspaceBypass are comparing it to the libraries listed below
Sorting:
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆35Updated last year
- A Progam-Behavior-Guided Far Memory System☆35Updated last year
- Website for Artifact Evaluation at EuroSys, SOSP, OSDI, ATC☆49Updated last month
- ☆72Updated 2 years ago
- Transparent zero-copy IO☆22Updated last year
- ☆49Updated last year
- https://rs3lab.github.io/SynCord/☆26Updated 2 years ago
- Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"☆21Updated 11 months ago
- OZZ: Identifying Kernel Out-of-Order Concurrency Bugs with In-Vivo Memory Access Reordering☆39Updated last year
- Artifact evaluation repo for EuroSys'24.☆28Updated last year
- ☆23Updated 2 years ago
- Project Mitosis Introduction☆19Updated 2 years ago
- Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony☆34Updated last year
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆19Updated 2 years ago
- Yizhou' Homepage☆51Updated 2 months ago
- MemLiner is a remote-memory-friendly runtime system.☆31Updated 2 years ago
- ☆44Updated 3 years ago
- OSDI'24 Nomad implementation☆51Updated 2 months ago
- Tiered memory management☆82Updated last month
- ☆36Updated 2 years ago
- ☆20Updated last month
- A Filesystem Semi-Microkernel.☆43Updated last year
- AIFM: High-Performance, Application-Integrated Far Memory☆124Updated 2 years ago
- ☆64Updated last year
- Website for Systems Research Seminar at UIUC☆20Updated this week
- Orbit: OS Support for Safe and Efficient Auxiliary Tasks in Applications☆22Updated 3 years ago
- blk-switch kernel implementation (OSDI'21)☆73Updated last year
- A scheduling framework for multitasking over diverse XPUs, including GPUs, NPUs, ASICs, and FPGAs☆120Updated last month
- Interference-aware CPU scheduling that enables performance isolation and high CPU utilization for datacenter servers☆169Updated last week
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆29Updated last year