syswonder / hvisor
a Rust Hypervisor for mission-critical system
☆79Updated this week
Alternatives and similar repositories for hvisor:
Users that are interested in hvisor are comparing it to the libraries listed below
- Rust Unikernel OS☆76Updated last week
- VirtIO guest drivers in Rust.☆245Updated last week
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆55Updated last year
- An experimental RTOS written in Rust.☆36Updated 2 years ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆48Updated 2 years ago
- Rcore Virtual Machine☆114Updated last year
- ☆12Updated last year
- A Type-1.5 hypervisor written in Rust.☆61Updated 11 months ago
- ☆45Updated last year
- Let's write an x86 hypervisor in Rust from scratch!☆153Updated last year
- QEMU platform SBI support implementation, using RustSBI☆140Updated 5 months ago
- 项目的主仓库☆24Updated 2 years ago
- ☆16Updated 2 weeks ago
- ☆21Updated 4 months ago
- Risc-V hypervisor for TEE development☆112Updated this week
- Rapid prototyping and selection package for pure-Rust RISC-V firmware, with RustSBI + UEFI or RustSBI + LinuxBoot☆27Updated 5 months ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Updated 5 months ago
- Linux KVM RISC-V repo☆56Updated this week
- ☆42Updated last year
- An RISC-V experimental OS☆25Updated last year
- 2024春夏季训练营第三阶段-虚拟化方向☆38Updated 10 months ago
- hypercraft is a VMM library written in Rust.☆50Updated 5 months ago
- rustsbi 开发教程☆41Updated 2 years ago
- Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…☆37Updated this week
- Unified modular arceos-hypervisor☆13Updated this week
- ☆23Updated last year
- 快速陷入处理☆35Updated 2 months ago
- Simple RISC-V SBI runtime library; designated for supervisor use☆22Updated last year
- A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup☆45Updated 10 months ago
- Low level access to RISCV processors☆22Updated 2 years ago