t123yh / educg-proxyLinks
在本地愉快写 BUAA OS Lab,并直接在本地使用 git 提交。
☆14Updated 5 years ago
Alternatives and similar repositories for educg-proxy
Users that are interested in educg-proxy are comparing it to the libraries listed below
Sorting:
- 在本地愉快写 BUAA OS Lab,并直接在本地使用 git 提交。☆10Updated 4 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- 龙芯杯21个人赛作品☆35Updated 4 years ago
- 北航教务一键评教。☆14Updated 2 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- My DAC '21 work open-sourced.☆14Updated 4 years ago
- A simple Docker-based build & judge system for complex multi-file projects. 使用 Docker 隔离的适用于多文件项目的自动评测机。☆44Updated 3 years ago
- 《计算机设计与实践》测试框架☆17Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A compiler that translates SysY (a subset of C language) into ARMv7a, implemented in Java15.☆64Updated 4 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆52Updated last month
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆118Updated last year
- ☆23Updated 2 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 2 years ago
- Project template for Artix-7 based Thinpad board☆52Updated last month
- A Verilog module for disassembling MIPS code.☆13Updated 2 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- ☆11Updated last year
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆28Updated 4 months ago
- ☆41Updated last year
- uCore MIPS32 porting☆18Updated 5 years ago
- Tsinghua Advanced Networking Labs on FPGA☆38Updated last year
- BUAA OS Lab "MOS" Open Source Repository | 北航操作系统课程 MOS 内核实验开源代码仓库☆28Updated 6 months ago
- The GREEN version of com.example.hongqingting☆21Updated 3 years ago
- 重庆大学成绩监控☆17Updated 4 years ago
- 重庆大学课程表导出工具,适用于新教务网☆11Updated 3 years ago
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 8 months ago
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago