Alternatives and similar repositories for educg-proxy

Users that are interested in educg-proxy are comparing it to the libraries listed below

• karin0 / jumpserver-proxy
  在本地愉快写 BUAA OS Lab，并直接在本地使用 git 提交。
  ☆10Updated 4 years ago
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆38Updated 11 months ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago
• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 4 years ago
• BUAA-SE-Compiling / rurikawa
  A simple Docker-based build & judge system for complex multi-file projects. 使用 Docker 隔离的适用于多文件项目的自动评测机。
  ☆44Updated 3 years ago
• thu-cs-lab / jieplag
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆52Updated last month
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 2 years ago
• buaahub / BeihangLogin
  ☆40Updated last year
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Updated 2 years ago
• No-SF-Work / ayame
  A compiler that translates SysY (a subset of C language) into ARMv7a, implemented in Java15.
  ☆64Updated 4 years ago
• bearbattle / buaa-teacher-evaluation
  北航教务一键评教。
  ☆14Updated 2 years ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆35Updated 4 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆52Updated last month
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆10Updated 3 years ago
• buaa-os / mos.public
  BUAA OS Lab "MOS" Open Source Repository | 北航操作系统课程 MOS 内核实验开源代码仓库
  ☆28Updated 5 months ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆27Updated 3 months ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• VayneDuan / CQU-Grade-Monitor
  重庆大学成绩监控
  ☆17Updated 4 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Updated 7 months ago
• roife / dasm
  A Verilog module for disassembling MIPS code.
  ☆13Updated 2 years ago
• Dr-Bluemond / srun
  北京航空航天大学校园网命令行登录工具，多系统支持
  ☆16Updated 3 years ago
• kobayashi-compiler / kobayashi-compiler
  An optimizing compiler targeting armv7 and risc-v32
  ☆62Updated 8 months ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• twd2 / CV
  My Curriculum Vitae and Resume
  ☆16Updated last year
• ZenithalHourlyRate / naming
  ☆11Updated last year
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆82Updated last year
• Caniformia / HangGai
  HangGai for BUAA, built with SwiftUI.
  ☆15Updated 4 years ago
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆52Updated last year