t123yh / educg-proxyLinks
在本地愉快写 BUAA OS Lab,并直接在本地使用 git 提交。
☆14Updated 5 years ago
Alternatives and similar repositories for educg-proxy
Users that are interested in educg-proxy are comparing it to the libraries listed below
Sorting:
- My DAC '21 work open-sourced.☆14Updated 4 years ago
- 在本地愉快写 BUAA OS Lab,并直接在本地使用 git 提交。☆10Updated 4 years ago
- A simple Docker-based build & judge system for complex multi-file projects. 使用 Docker 隔离的适用于多文件项目的自动评测机。☆44Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Updated 3 years ago
- 龙芯杯21个人赛作品☆36Updated 4 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Updated 4 months ago
- 北航教务一键评教。☆14Updated 2 years ago
- Tsinghua Advanced Networking Labs on FPGA☆39Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 11 months ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Updated 3 years ago
- A 3d printed case design for Lichee Pi 4A☆11Updated 2 years ago
- ☆41Updated last year
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆32Updated 7 months ago
- ☆11Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Project template for Artix-7 based Thinpad board☆52Updated 4 months ago
- BUAA OS Lab "MOS" Open Source Repository | 北航操作系统课程 MOS 内核实验开源代码仓库☆28Updated 8 months ago
- ☆23Updated 2 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last month
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated 3 years ago
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A compiler that translates SysY (a subset of C language) into ARMv7a, implemented in Java15.☆65Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- My Curriculum Vitae and Resume☆16Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago