Alternatives and similar repositories for educg-proxy

Users that are interested in educg-proxy are comparing it to the libraries listed below

• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 4 years ago
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 2 years ago
• karin0 / jumpserver-proxy
  在本地愉快写 BUAA OS Lab，并直接在本地使用 git 提交。
  ☆10Updated 4 years ago
• TheRainstorm / pp_alg
  USTC 并行程序设计实验
  ☆8Updated 3 years ago
• BUAA-SE-Compiling / rurikawa
  A simple Docker-based build & judge system for complex multi-file projects. 使用 Docker 隔离的适用于多文件项目的自动评测机。
  ☆44Updated 3 years ago
• ZenithalHourlyRate / naming
  ☆11Updated last year
• bearbattle / buaa-teacher-evaluation
  北航教务一键评教。
  ☆14Updated 2 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• radonyl / pixel-buaa-firmware
  ☆7Updated 2 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• buaahub / BeihangLogin
  ☆39Updated 10 months ago
• CircuitCoder / cidr-calc
  CIDR union / subtraction
  ☆14Updated last week
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆38Updated 9 months ago
• thu-cs-lab / jieplag
  Plagiarism detection tool in Rust (inspired by Stanford Moss)
  ☆51Updated 4 months ago
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆16Updated 2 years ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• BillYang2016 / CQU-class2ics
  重庆大学课程表导出工具，适用于新教务网
  ☆11Updated 2 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Updated 5 months ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆35Updated 3 years ago
• cyyself / cpu232
  The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully
  ☆9Updated 4 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• cyyself / SimpleFileManager
  学校的Java课程布置的作业，GUI文件管理器
  ☆9Updated 5 years ago
• roife / dasm
  A Verilog module for disassembling MIPS code.
  ☆13Updated 2 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆48Updated 2 years ago
• twd2 / fpga-nat64
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆31Updated 5 years ago
• cyyself / sockraw-udp
  在Linux下使用PF_PACKET的Raw Socket实现从以太网到UDP的封装，并支持IPv4 Fragment，重大18计卓班的计网Project
  ☆32Updated 4 years ago
• twd2 / CV
  My Curriculum Vitae and Resume
  ☆15Updated last year
• No-SF-Work / ayame
  A compiler that translates SysY (a subset of C language) into ARMv7a, implemented in Java15.
  ☆64Updated 3 years ago