CPU-THU / Spectre-V4-ng
The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Speculative Store Bypass (SSB) predictor and the Predictive Store Forwarding (PSF) predictor in AMD Zen3 Processores.
☆16Updated last year
Alternatives and similar repositories for Spectre-V4-ng:
Users that are interested in Spectre-V4-ng are comparing it to the libraries listed below
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆29Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆13Updated last week
- ☆18Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- HW interface for memory caches☆26Updated 4 years ago
- ☆21Updated last year
- The artifact for SecSMT paper -- Usenix Security 2022☆26Updated 2 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆22Updated last year
- ☆18Updated 2 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 4 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆27Updated last year
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆15Updated last year
- ☆15Updated last year
- ☆44Updated 6 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆18Updated 4 years ago
- Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆19Updated 2 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last month
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆34Updated last year
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆11Updated last year
- Reload+Refresh PoC☆14Updated 4 years ago
- A flush-reload side channel attack implementation☆43Updated 2 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆43Updated 5 years ago
- ☆34Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆10Updated 3 years ago
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆26Updated 2 years ago