CPU-THU / Spectre-V4-ng
The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Speculative Store Bypass (SSB) predictor and the Predictive Store Forwarding (PSF) predictor in AMD Zen3 Processores.
☆16Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for Spectre-V4-ng
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆27Updated last year
- ☆17Updated 2 years ago
- ☆19Updated last year
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆25Updated 2 years ago
- HW interface for memory caches☆26Updated 4 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- ☆18Updated 2 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆14Updated 11 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆60Updated 2 years ago
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆26Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆18Updated 4 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆42Updated 5 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆22Updated 11 months ago
- ☆44Updated 5 years ago
- Security Test Benchmark for Computer Architectures☆20Updated this week
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated last month
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆17Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆58Updated 4 years ago
- ☆34Updated 3 years ago
- ☆20Updated 4 years ago
- ☆23Updated 9 months ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆11Updated 7 years ago
- MIRAGE (USENIX Security 2021)☆11Updated last year
- ☆34Updated last year
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆26Updated last year