CPU-THU / Spectre-V4-ng
The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Speculative Store Bypass (SSB) predictor and the Predictive Store Forwarding (PSF) predictor in AMD Zen3 Processores.
☆18Updated last year
Alternatives and similar repositories for Spectre-V4-ng:
Users that are interested in Spectre-V4-ng are comparing it to the libraries listed below
- ☆17Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆30Updated last year
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- HW interface for memory caches☆26Updated 5 years ago
- ☆17Updated last year
- ☆19Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- ☆24Updated 2 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆25Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆16Updated last month
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 4 years ago
- ☆12Updated 4 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆28Updated last year
- MIRAGE (USENIX Security 2021)☆12Updated last year
- ☆16Updated last year
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆14Updated last year
- ☆35Updated 4 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆22Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆24Updated 7 months ago
- Reload+Refresh PoC☆14Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- ☆43Updated 6 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago