Alternatives and similar repositories for hardware-attacks-state-of-the-art

Users that are interested in hardware-attacks-state-of-the-art are comparing it to the libraries listed below

• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆65Updated 6 months ago
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆107Updated 4 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆62Updated 3 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆33Updated 9 months ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆74Updated last month
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆45Updated 4 years ago
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆58Updated last month
• isec-tugraz / transientfail
  Website and PoC collection for transient execution attacks
  ☆200Updated last year
• vusec / ghostrace
  ☆76Updated last year
• amdprefetch / amd-prefetch-attacks
  ☆30Updated last year
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 3 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆58Updated 6 years ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆64Updated last year
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆30Updated 5 months ago
• pietroborrello / constantine
  Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels
  ☆82Updated last month
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆17Updated 3 months ago
• isec-tugraz / halfdouble
  ☆16Updated 3 years ago
• vusec / kasper
  Kasper: Scanning for Generalized Transient Execution Gadgets in the Linux Kernel
  ☆58Updated last year
• isec-tugraz / msrevelio
  ☆42Updated 2 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• flowyroll / uarchsec
  ☆47Updated 7 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• HexHive / SMoTherSpectre
  Proof-of-concept code for the SMoTherSpectre exploit.
  ☆76Updated 6 years ago
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆37Updated 5 years ago
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆56Updated 4 years ago
• vusec / slam
  Spectre based on Linear Address Masking
  ☆67Updated 2 years ago
• microsoft / sca-fuzzer
  Revizor - Hardware fuzzing for the age of speculation
  ☆168Updated last week
• scy-phy / FetchBench
  ☆19Updated 2 years ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆38Updated 3 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆55Updated 3 years ago