codexlynx / hardware-attacks-state-of-the-art
Microarchitectural exploitation and other hardware attacks.
☆85Updated 10 months ago
Alternatives and similar repositories for hardware-attacks-state-of-the-art:
Users that are interested in hardware-attacks-state-of-the-art are comparing it to the libraries listed below
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆55Updated 3 years ago
- ☆44Updated 6 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆56Updated 5 months ago
- Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆19Updated 3 months ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆54Updated 3 years ago
- Tool for testing and finding minimal eviction sets☆96Updated 3 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆35Updated 3 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆30Updated 4 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆48Updated 5 years ago
- ☆23Updated 11 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- HW interface for memory caches☆26Updated 4 years ago
- A flush-reload side channel attack implementation☆43Updated 2 years ago
- ☆18Updated 6 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 4 years ago
- ☆21Updated last year
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- ☆13Updated 2 years ago
- ☆18Updated 2 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆29Updated last year
- Student Starter Code for Secure Hardware Design at MIT☆39Updated 7 months ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆19Updated 3 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆23Updated 9 months ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆13Updated last year
- ☆96Updated 2 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆43Updated 5 years ago