Alternatives and similar repositories for hardware-attacks-state-of-the-art

Users that are interested in hardware-attacks-state-of-the-art are comparing it to the libraries listed below

• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆65Updated 7 months ago
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆107Updated 4 years ago
• amdprefetch / amd-prefetch-attacks
  ☆30Updated last year
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆76Updated 2 months ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆62Updated 3 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆33Updated 9 months ago
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆59Updated last week
• isec-tugraz / msrevelio
  ☆44Updated 2 years ago
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆46Updated 4 years ago
• flowyroll / uarchsec
  ☆47Updated 7 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 3 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆31Updated 6 months ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆64Updated last year
• isec-tugraz / halfdouble
  ☆16Updated 3 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆58Updated 6 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• HexHive / SMoTherSpectre
  Proof-of-concept code for the SMoTherSpectre exploit.
  ☆77Updated 6 years ago
• compsec-snu / difuzz-rtl
  ☆101Updated last year
• morning21 / Spectre_Meltdown_MDS_srcs
  Collection of Spectre-type, Meltdown-type and MDS-type PoCs
  ☆10Updated 5 years ago
• vusec / ghostrace
  ☆75Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆38Updated 3 years ago
• 0x0atang / clkscrew
  CLKscrew Code and Scripts
  ☆28Updated 5 years ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆49Updated 8 months ago
• vusec / slam
  Spectre based on Linear Address Masking
  ☆68Updated 2 years ago
• nagnagnet / PrimeProbe
  ☆20Updated 7 years ago
• microsoft / sca-fuzzer
  Revizor - Hardware fuzzing for the age of speculation
  ☆177Updated this week
• IntelLabs / PreSiFuzz
  Pre-Silicon Hardware Fuzzing Toolkit
  ☆60Updated 4 months ago
• pietroborrello / constantine
  Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels
  ☆82Updated 2 months ago
• isec-tugraz / transientfail
  Website and PoC collection for transient execution attacks
  ☆200Updated last year