Alternatives and similar repositories for hardware-attacks-state-of-the-art

Users that are interested in hardware-attacks-state-of-the-art are comparing it to the libraries listed below

• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆59Updated 2 months ago
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆105Updated 4 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 3 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆69Updated 5 months ago
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆43Updated 4 years ago
• flowyroll / uarchsec
  ☆45Updated 6 years ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆62Updated last year
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆54Updated 6 years ago
• nagnagnet / PrimeProbe
  ☆20Updated 7 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆26Updated 4 months ago
• amdprefetch / amd-prefetch-attacks
  ☆26Updated last year
• isec-tugraz / msrevelio
  ☆39Updated 2 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• isec-tugraz / halfdouble
  ☆16Updated 3 years ago
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆17Updated 2 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆22Updated 2 years ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆30Updated 4 months ago
• compsec-snu / difuzz-rtl
  ☆93Updated last year
• IntelLabs / PreSiFuzz
  Pre-Silicon Hardware Fuzzing Toolkit
  ☆58Updated last week
• vusec / kasper
  Kasper: Scanning for Generalized Transient Execution Gadgets in the Linux Kernel
  ☆58Updated last year
• isec-tugraz / transientfail
  Website and PoC collection for transient execution attacks
  ☆187Updated last year
• phonchi / awesome-side-channel-attack
  A curated list of awesome side-channel attack resources
  ☆88Updated last month
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆116Updated last year
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆54Updated 4 months ago
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆55Updated 3 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆52Updated 3 years ago
• Fraunhofer-AISEC / archie
  ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…
  ☆24Updated 4 months ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆25Updated last month
• cispa / BranchDifferent
  Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"
  ☆33Updated 3 years ago