Mainline-friendly SPL for D1
☆34Nov 1, 2022Updated 3 years ago
Alternatives and similar repositories for sun20i_d1_spl
Users that are interested in sun20i_d1_spl are comparing it to the libraries listed below
Sorting:
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆87Jan 21, 2022Updated 4 years ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Converter from Allegro to KiCad, and Allegro extract viewer☆13Feb 20, 2020Updated 6 years ago
- ☆12Jan 6, 2022Updated 4 years ago
- The demo projects for Allwinner D1 SBC☆24Sep 7, 2021Updated 4 years ago
- SAMD21G18A Sensor Board with Color Oled☆10Nov 30, 2017Updated 8 years ago
- Tang Nano 20K top level module for Dar's Vectrex☆11Nov 14, 2023Updated 2 years ago
- ☆43Apr 2, 2021Updated 4 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Jun 30, 2021Updated 4 years ago
- ☆16May 15, 2022Updated 3 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- Patches include sunxi platform support and various driver fixes☆82Jan 24, 2025Updated last year
- Sipeed Lichee RV Allwinner D1 RISC-V☆29Sep 13, 2022Updated 3 years ago
- Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs☆29Mar 1, 2022Updated 4 years ago
- YuzukiRulerPro based on Allwinner D1-H RISC-V Processor☆30Sep 22, 2022Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆21Dec 10, 2024Updated last year
- Linux driver for RTL8723DS.☆63Nov 14, 2023Updated 2 years ago
- 精简xboot☆18Mar 19, 2019Updated 6 years ago
- Bootloader recovery and updater tool for StarFive JH71x0 SoCs.☆15Apr 30, 2022Updated 3 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- Buildroot Package for F1C100s/200s☆17Jun 24, 2021Updated 4 years ago
- A baremetal experiment of Allwinner D1, without FEL☆33May 4, 2023Updated 2 years ago
- buildroot fork☆38Nov 16, 2025Updated 3 months ago
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆107Nov 26, 2022Updated 3 years ago
- YuzukiNezha D1s is a SOM based on Allwinner D1s☆17Jan 17, 2022Updated 4 years ago
- [AWOL x YuzukiHD] Official D1s EVB board☆17Apr 24, 2022Updated 3 years ago
- 繁體中文板翻譯:kodorobot宇宙機器人 源自於:DFRobot☆42Dec 5, 2019Updated 6 years ago
- Open Source Version of Allwinner PhoenixCard to Dump, Unpack, Flash Allwinner IMG Files on Linux☆236Feb 18, 2026Updated 2 weeks ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 2 years ago
- Patches include sunxi platform support and various driver fixes☆43Nov 17, 2025Updated 3 months ago
- Huawei Hi3861 RISC-V processor notes☆29Oct 22, 2023Updated 2 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Jan 23, 2026Updated last month
- Baremetal LVGL demo on Lichee Nano☆22Feb 14, 2021Updated 5 years ago
- ☆24Nov 4, 2021Updated 4 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago