smaeul / sun20i_d1_splView external linksLinks
Mainline-friendly SPL for D1
☆34Nov 1, 2022Updated 3 years ago
Alternatives and similar repositories for sun20i_d1_spl
Users that are interested in sun20i_d1_spl are comparing it to the libraries listed below
Sorting:
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆87Jan 21, 2022Updated 4 years ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Tiny FEL tools for allwinner SOC, support RISC-V D1 chip☆289Dec 19, 2025Updated last month
- Converter from Allegro to KiCad, and Allegro extract viewer☆13Feb 20, 2020Updated 5 years ago
- The demo projects for Allwinner D1 SBC☆24Sep 7, 2021Updated 4 years ago
- Peripheral access API for Allwinner SoCs generated from unofficial SVD file☆25Dec 24, 2025Updated last month
- SAMD21G18A Sensor Board with Color Oled☆10Nov 30, 2017Updated 8 years ago
- Tang Nano 20K top level module for Dar's Vectrex☆11Nov 14, 2023Updated 2 years ago
- ☆43Apr 2, 2021Updated 4 years ago
- Patches include sunxi platform support and various driver fixes☆82Jan 24, 2025Updated last year
- Sipeed Lichee RV Allwinner D1 RISC-V☆29Sep 13, 2022Updated 3 years ago
- Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs☆29Mar 1, 2022Updated 3 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆21Dec 10, 2024Updated last year
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- A baremetal experiment of Allwinner D1, without FEL☆33May 4, 2023Updated 2 years ago
- buildroot fork☆38Nov 16, 2025Updated 2 months ago
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆107Nov 26, 2022Updated 3 years ago
- RISC-V Electronic Badge open source hardware project☆19Aug 7, 2023Updated 2 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 2 years ago
- SDL 2.0 backend for Plan 9 from User Space libdraw☆16Apr 2, 2018Updated 7 years ago
- Patches include sunxi platform support and various driver fixes☆43Nov 17, 2025Updated 2 months ago
- Huawei Hi3861 RISC-V processor notes☆29Oct 22, 2023Updated 2 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Jan 23, 2026Updated 3 weeks ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- AvaotaOS is our official supported operating system.☆23Sep 12, 2025Updated 5 months ago
- ☆22Nov 27, 2021Updated 4 years ago
- ☆20Apr 22, 2019Updated 6 years ago
- A simple framework to boot an Allwinner H3 SoC and run bare metal code☆27Mar 4, 2024Updated last year
- kflash, A Python-based cross-platform Kendryte K210 UART ISP Utility☆94Nov 25, 2020Updated 5 years ago
- ☆34Feb 6, 2026Updated last week
- Projects and files from AddOhms Tutorials☆11Jul 6, 2018Updated 7 years ago
- 洛佳的异步内核实验室☆25May 22, 2021Updated 4 years ago
- Debian disk image builder for the Sipeed Lichee RV Risc-v Single Board Computer☆63Nov 17, 2023Updated 2 years ago
- Linux0.11 with MMU for K210(RISC-V) Version☆90Mar 11, 2020Updated 5 years ago
- ☆32Feb 6, 2026Updated last week
- A simple framework to boot an Allwinner H3 SoC and run bare metal code☆26Jan 19, 2019Updated 7 years ago
- AvaotaF1 is a tiny RISC-V 32 Linux SBC based on Allwinner V821☆37Apr 20, 2025Updated 9 months ago