Alternatives and similar repositories for riscv-lab-access

Users that are interested in riscv-lab-access are comparing it to the libraries listed below

• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Updated 5 years ago
• tuna / QSerial
  An advanced cross-platform serial port utility
  ☆23Updated 2 years ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆18Updated 6 months ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆31Updated 3 years ago
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆40Updated 2 years ago
• luojia65 / test-d1-flash-bare
  Test run any program on D1 Nezha board flash
  ☆26Updated 2 years ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆29Updated 3 weeks ago
• equation314 / nimbos
  An experimental RTOS written in Rust.
  ☆36Updated 2 years ago
• sifiveinc / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆52Updated 2 weeks ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆16Updated 2 months ago
• rustsbi / xuantie
  Low level access to T-Head Xuantie RISC-V processors
  ☆33Updated 5 months ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• loongson / la-abi-specs
  ☆28Updated last week
• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆36Updated 4 years ago
• XUANTIE-RV / buildroot
  Buildroot customized for Xuantie™ RISC-V CPU
  ☆44Updated 3 years ago
• oscomp / proj178-kvm-in-rust
  用Rust语言重写Linux kernel中的KVM
  ☆16Updated 3 years ago
• HUST-OS / luojia-os-labs-v2
  洛佳的异步内核实验室，第二版
  ☆13Updated 3 years ago
• cyyself / m1tso-linux
  Apple Silicon TSO Enabler for Linux
  ☆16Updated last year
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• lmcad-unicamp / riscv-sbt
  RISC-V Static Binary Translator
  ☆17Updated 6 years ago
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• rustsbi / serde-device-tree
  Serialize & deserialize device tree binary using serde
  ☆20Updated last month
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆76Updated 2 months ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 3 years ago
• riscv-admin / riscv-landscape
  🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…
  ☆15Updated this week
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆54Updated last week