maquefel / licheerv-boot-buildLinks
Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs
☆29Updated 3 years ago
Alternatives and similar repositories for licheerv-boot-build
Users that are interested in licheerv-boot-build are comparing it to the libraries listed below
Sorting:
- Sipeed Lichee RV Allwinner D1 RISC-V☆29Updated 3 years ago
- Run Linux on MCUs such as ESP32C3 with RISC-V emulator☆124Updated last year
- Debian disk image builder for the Sipeed Lichee RV Risc-v Single Board Computer☆63Updated 2 years ago
- A RISC-V emulator for the 8051 (MCS-51) microcontroller.☆145Updated last year
- build mainline SBI and Linux for allwinner D1 nezha board☆10Updated 4 years ago
- Build scripts for creating a Debian GNU/Linux image for the Lichee RV RISC-V board☆14Updated last year
- buildroot fork☆38Updated last month
- Patches include sunxi platform support and various driver fixes☆82Updated 11 months ago
- ☆130Updated 2 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- K210 run linux nommu (From Damien Le Moal's patch)☆159Updated 2 years ago
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆22Updated 3 years ago
- Apache NuttX RTOS on 64-bit RISC-V Sophgo SG2000 (T-Head C906 / Milk-V Duo S)☆37Updated this week
- ☆182Updated 7 months ago
- Mainline-friendly SPL for D1☆34Updated 3 years ago
- LicheePi4A info&sdk☆49Updated last year
- AGM bitstream utilities and decoded files from Supra☆46Updated 4 months ago
- ☆43Updated 4 years ago
- iCESugar-nano FPGA board (base on iCE40LP1K)☆139Updated 3 months ago
- Tiny tips for Colorlight i5 FPGA board☆62Updated 4 years ago
- RV-Debugger-BL702 Project, an opensource debugger implement☆209Updated last year
- An USB to Serial bridge based on CH55x series MCU.☆24Updated last year
- A binary distribution of the GNU RISC-V Embedded GCC toolchain☆202Updated last month
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆72Updated 2 years ago
- A baremetal experiment of Allwinner D1, without FEL☆33Updated 2 years ago
- Documentation of the BL602 IC☆65Updated 2 years ago
- OpenOCD source code for CH32V series MCUs released by Mounriver IDE☆55Updated 3 years ago
- TangNano-4K-example project☆110Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆87Updated 3 years ago