maquefel / licheerv-boot-buildLinks
Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs
☆29Updated 3 years ago
Alternatives and similar repositories for licheerv-boot-build
Users that are interested in licheerv-boot-build are comparing it to the libraries listed below
Sorting:
- Mainline-friendly SPL for D1☆34Updated 2 years ago
- AGM bitstream utilities and decoded files from Supra☆43Updated last year
- Patches include sunxi platform support and various driver fixes☆82Updated 5 months ago
- A RISC-V emulator for the 8051 (MCS-51) microcontroller.☆139Updated 10 months ago
- Sipeed Lichee RV Allwinner D1 RISC-V☆28Updated 2 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Updated 4 years ago
- An USB to Serial bridge based on CH55x series MCU.☆24Updated 10 months ago
- Apache NuttX RTOS on 64-bit RISC-V Sophgo SG2000 (T-Head C906 / Milk-V Duo S)☆36Updated this week
- ☆43Updated 4 years ago
- buildroot fork☆37Updated 2 weeks ago
- Debian disk image builder for the Sipeed Lichee RV Risc-v Single Board Computer☆61Updated last year
- A baremetal experiment of Allwinner D1, without FEL☆32Updated 2 years ago
- K210 run linux nommu (From Damien Le Moal's patch)☆157Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Run Linux on MCUs such as ESP32C3 with RISC-V emulator☆116Updated last year
- Program the GD32VF103 using C, your favourite editor and make☆49Updated 2 years ago
- ☆129Updated last year
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆22Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Tang Mega 138K Pro examples☆71Updated 2 months ago
- Patches include sunxi platform support and various driver fixes☆42Updated 4 months ago
- iCESugar-nano FPGA board (base on iCE40LP1K)☆129Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- SDK sch&layout reference design and datasheet documention☆62Updated last year
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆34Updated last year
- iCESugar series FPGA dev board☆179Updated last year
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆65Updated last year
- Run an executable from RAM on a Bouffalo MCU (BL602 or BL808)☆22Updated 2 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆69Updated last week