maquefel / licheerv-boot-build
Wrapper to Sipeed LicheeRV Nezha CM C906 boot0, opensbi, u-boot, kernel with tiny initramfs
☆29Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for licheerv-boot-build
- Sipeed Lichee RV Allwinner D1 RISC-V☆27Updated 2 years ago
- Debian disk image builder for the Sipeed Lichee RV Risc-v Single Board Computer☆59Updated last year
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆19Updated 2 years ago
- ☆42Updated 3 years ago
- buildroot fork☆35Updated last week
- Mainline-friendly SPL for D1☆34Updated 2 years ago
- Patches include sunxi platform support and various driver fixes☆39Updated 9 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- AGM bitstream utilities and decoded files from Supra☆40Updated 7 months ago
- Documenting the Anlogic FPGA bit-stream format.☆84Updated last year
- Build scripts for creating a Debian GNU/Linux image for the Lichee RV RISC-V board☆11Updated 2 months ago
- Run an executable from RAM on a Bouffalo MCU (BL602 or BL808)☆22Updated last year
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Patches include sunxi platform support and various driver fixes☆80Updated last year
- SDK sch&layout reference design and datasheet documention☆53Updated 9 months ago
- A baremetal experiment of Allwinner D1, without FEL☆31Updated last year
- A RISC-V emulator for the 8051 (MCS-51) microcontroller.☆128Updated 2 months ago
- Example Makefile project for the CH32V307☆27Updated 2 years ago
- An USB to Serial bridge based on CH55x series MCU.☆22Updated 3 months ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Updated 3 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆77Updated 2 years ago
- ☆129Updated 10 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆24Updated last month
- ☆43Updated last year
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated this week
- Program the GD32VF103 using C, your favourite editor and make☆48Updated last year
- Documentation for Allwinner SoCs☆14Updated this week
- ☆60Updated 3 years ago
- ☆25Updated 3 years ago